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SUMMARY
ABACUS, a Battersea Automatic Computer Unit for Study, 
is a digital computer system designed and built expressly for 
teaching and demonstration purposes. It is intended mainly 
for the instruction of Computer Technology students. The 
prototype machine was built in the Electrical and Control 
Engineering Department of the University of Surrey.
This thesis describes, first, the conception of the 
computing system as a whole, with the reasoned choice of 
the system capability and operating parameters* Thereafter, 
the thesis is only concerned with the Arithmetic Unit, 
which forms the nucleus of the system.
Details of the mechanical construction of the Arithmetic 
Unit are given; the Logic is described in terms of the 
Registers and circulations and then in detail, function by 
function.
The section ? Abacus in use;1 describes how the machine 
has been used as an advanced teaching aid and adopted as 
a commercial enterprise by Elliott Automation. As an aid 
to students and teachers, the second part of the section 
describes the detailed evolution of the Logic of the primitive 
design which later became the prototype.
The final section contains the author's conclusions 
resulting from the building of the machine, with discussion 
of the value and originality of the project*
Acknowledgement: The author wishes to record his thanks 
to Professor W.F.Lovering who, in the first place, made 
this project possible and, thereafter, was unstinting 
of his help and costructive criticism; also to Messrs 
R.Macleod and B.Boland for their help with the construction 
and commissioning of the machine*
INTRODUCTION
This thesis is the description of an Educational Digital 
Computer system, designed and built in the Electrical and Control 
Engineering Department of Battersea College of Technology.
Such a system is never complete: this thesis covers, therefore,
only details of the completed Arithmetic Unit, together with the 
concept of the system as a whole. The concept of the system 
as a whole must be included since it qualifies and restricts each 
development which will, in time, form part of it.
The arrangement of the thesis is as follows: the
preliminary design is discussed and described; the considerations 
leading to the concept of the system and its architecture are 
expounded and related to the requirements which led to its 
existence. A reasoned choice is made of the operating 
parameters of the system as envisaged; the choice of materials 
and hardware considerations are discussed.
Second, the Arithmetic Unit is described in detail; this 
unit is intended to form the nucleus of the whole, larger system. 
The design was made in conformity with the system parameters, as 
decided, and pains were taken in its design to allow the maximum 
of flexibility for later development.
Third, a description of the use of the Arithmetic Unit as 
a teaching aid is given:: in this section, also, is described
how the laboratory prototype came into commercial production and 
has become a widely used piece of training equipment. It has
been borne in mind that there are many teachers, who, though 
expected to teach Computer Engineering, may have little or no 
practical experience of digital techniques. The first part
of this section is, therefore, a description of the evolution 
of the Arithmetic Logic, from first principles, as an aid to those 
who may wish to build or commission the unit for themselves or 
gain a deeper insight into the technique and design discipline.
Following a short section on the authors conclusions 
relative to the project, there are a series of Appendices 
describing constructional details of the Arithmetic Unit, nomenclature 
of waveforms, plate numbering, and the like.
0
The concept of the Instructional Computer
The need for training electrical engineers in the technology 
of digital systems has become widely recognised; digital computers 
and digital techniques, in measurement, control and telecommunications 
have become a most important field of development. From a teaching
point of view, there are two aspects of digital technology that are 
important, but which have not hitherto been stressed in conventional 
courses: switching, and system design. The transient behaviour of 
electronic switching devices is a somewhat intractable subject, 
but it lends itself to normal laboratory teaching technique.
System design, embodying logic and concepts of timing and flow, 
demands a good deal of complexity in any apparatus designed for 
teaching it; a digital computer forms a good example of a complex 
digital system, but it has many disadvantages as a teaching aid for 
engineers, (in common with most 'Real1 digital systems).
It was decided to build a rudimentary digital computing system, . 
designed as a model expressly for teaching purposes on the following
grounds:
(i) . It would have a clearly defined purpose
(ii) It would be complete in itself, but -
(iii) It could be continuously expanded or altered, piecemeal
(iv) It could contain a wide variety of techniques
(v) It could embody circuits exemplifying combinational
and sequential logic, many problems of flow and 
timing, and as much complexity as desirable.
The disadvantages of an operational digital computer for the 
model may be summarised:
(i) It is very costly indeed
(ii) It is much too fast in operation to allow 
elementary demonstrations .
(iii) Because it is built for speed and economy, generally, 
the first principles are deeply; hidden, due to 
manufacturing necessities and extempore solutions
to design problems,
(iv) Computing time is too Valuable to lose; a good 
computer must be used for computing, A poor, 
or old, computer cannot be a good instructional 
model.
These considerations lead to the concept of an instructional 
computer, based on first principles, which could work fast enough 
to convey conviction in the power of the technique, but slowly 
enough for the student to be able to observe every activity. The 
system had to be cheap enough to fit into an educational budget; 
it had to be made of reliable components, or else it would not 
work, due to its complexity. It had to be adaptable and capable 
of being expanded, as the need, or finances permit. It had to be 
capable of performing a worthwhile computation, so as not to be 
merely a toy, but its speed and operational efficiency should not 
be important considerations; in this it is the antithesis of a 
working operational computer.
The complete computing system was envisaged as being made up 
finally of the following organs:
(i) An Arithmetic Unit
(ii) A Memory Store
(iii) A control Unit
(iv) Input and output devices
(v) Ad hoc additions of fixed store units and other
sulu^units illustrative of current practice.
Preliminary studies : establishment of design parameters*
The following design parameters were considered prior to detailed design:
Required precision 
Word length of the 'Instruction1 
• Natural range 
Mode of arithmetic 
Arithmetic function capability 
Clock-wave configuration.
(i) Precision: ' ‘
. . /■
In this decision, the following factors need to be.weighed:
(a) Precision defines register length, and therefore has
■ >
a direct bearing on cost and complexity
(b) The calculations to be performed in the Computer’s 
instructional role do not demand a high precision, in
(c) To give an appreciation of the scope of automatic computation, 
large numbers and considerable precision are demanded*
(d) It is always simpler to design a machine if the word length 
is an integral power of‘2, since this calls only for the 
simplest counting functions.
If factor (d) is first considered, the precision could 
reasonably be 8, 16, 32* or 64 bits* Of these, factor (a) rules 
out 64, if not 32* Sixteen bits allow precision of operation to
one part in 65,000* In view of factor (b), this is deemed adequate.
(ii) Instruction word length
For an Instructional Computer it is very desirable that the 
Instruction Word and Data Unit length are identical, in conformity 
with Von Neumann's postulation* !
In view of the desirable precision, derived in (i) above, the 
Instruction Word is required to be 16 digits^also* This is deemed 
adequate for an Instructional machine, on the following basis
(i) The machine should be 'single address' that is, it 
should work with one explicit 'Source* or 'Destination-
. Address* and an implied address, to wit, the Accuramulator 
This conforms to normal practice in unsophisticated 
machines«
(ii) A 'working store* of 256 words is barely adequate; but 
512 would be quite luxurious for an instructional machine 
it would raise the overall cost very considerably, and 
gain no commensurate advantage* A substantial body of 
useful, if not ambitious, programs can be written within 
a limit of 256 words* The provision of a drum store in
in due course will permit larger programs, if they 
should be required for experimental purposes* 256 
'words demands 8 address digits; 512 demands 9*
(iii) Many operational computers work satisfactorily with as 
few as 16 functions. This entails 4 'function digits'*
(iv) Modification techniques are of vital importance in 
computer studies and must therefore be available; the 
provision of 2 'B-line* digits should be adequate for 
instructional purposes, allowing three modification 
procedures to be built in when required*
The minimum Instruction word length, in view of these considerations, 
is given by
4 'FT digits (Function)
8 'A' digits (Address)
2 'B' digits (Modifier)
14
There are two further digits available, and these could be used 
to increase the working store address capability to 512, and the 
functions to 32, should this become necessary or desirable*
Natural Range
It is desirable in an Instructional Machine to allow the 
maximum of flexibility* In particular it is to be stressed that the 
1range1 of a computer is largely a matter of scaling, and the 
Instructional machine should demonstrate this* The following 
considerations should be weighed:
(i) For elementary instruction, integral unsigned mode 
is desirable, i.e. O  ^  A  2 (
(ii) For useful calculation and more advanced teaching it 
is desirable to provide an automatic ’sign1 system 
such as ’negative numbers by complement modulo 2’* i*e*
the range • In view of these considerations,
the Arithmetic Unit is designed to operate in both these 
modes for all functions with the exception of division*
Mode of Arithmetic
1# Considerations of serial and parallel mode for arithmetic functions:
(i) Serial mode is close to human arithmetic and therefore lends 
itself to demonstrating the automation of routine mental 
processes*
(ii) Serial mode is more economical in hardware requirements*
(iii) Serial arithmetic provides a good illustration of sequential 
processing, and the logic is elegant, due to its simplicity*
(iv) Parallel mode operation makes for speed, but at the expense 
of increased complexity, and cost*
Since speed is a secondary consideration in this application, 
serial mode was chosen as most advantageous* (From the point of view of 
"current practice" there is nothing to choose between them. Many modem, 
fast machines use parallel arithmetic, but very fast machines now under
5 ’ -
development are reverting to serial)••
t * '
2* Pure binary notation was chosen since it is ’basic1 and therefore, 
more allied to first principles, and to Combinational Logic* 
’Binary-coded-decimal' is complicated, and has a low "Storage 
efficiency" ‘
Information, per binit, in pure binary, is given by
h  = 2 <5 lo^  = 1 ’bit’
Y/hereas, in 'B.c.d1, per 4-binit group, or’byte'
I, = 10 ( 1 log. 16 ) = 2.5
' d 16 2 *
Whence, Information per binit = 2.5 bits .
4
*Storage efficiency* of *b.c.d* = 2.5 x 100% s 6 2 •
4
Arithmetic Function capability
Babbage showed, in the 19th century, that all calculation could 
be contrived from the single function of subtraction. (Babbages* notes* 
on his "Difference Engine). Modem practice is to provide many more 
functions in sophisticated computing systems, though more modest computers 
operate adequately with a total of 16 functions, which include arithmetic 
and data transfer functions.
The following arithmetic functionsvere chosen as necessary
Add
Subtract
Shift n; (multiply by 2n)
Multiply /
The following functions were chosen as desirable, and illustrative /
of normal computer practice
Load
Negate
Divide
The following ’logical' function was considered necessary:
Collate or 'Mask*
The following data transfer functions were considered 
necessary:
Transfer to Store 
Swap
Read a character 
Punch a character.
The following 'operational functions' were considered necessary 
(in an instructional machine particularly) :
Test for zero in Accummulator and jump
Test for negative Accumulator contents and jump
Unconditional jump. !
The inclusion of all, the listed functions takes 15 of the 
possible 16 digit combinations of four function digits. The 
fifteenth must, necessarily, be 'stop*.
Twp digit positions of the Control Register have not been 
allocated. These remain available for additional address digits,
if stsragg i§ iMr§a§gi} o f a§ au^iiiap^ funatiea 8? medlfiif* 
digits.
The following modes and parameters have been fixed:
Serial binary mode arithmetic 
Word-1ength 16 digits.
Serial mode implies synchronous operation, and since speed 
complications are to be avoided, a gap-time is desirable between 
words. It is generally inefficient to allow a long gap-time, but 
efficiency is not important in this context.
The original concept calls for a sufficiently slow operating 
speed for the observer or student to be able to follow the operation 
of arithmetic, step-by-step. These considerations lead to a basic 
timing arrangement as follows:-
One digit time to interrogate the Core Store, to 
obtain the instruction word
One digit time to decode the instruction word, and 
fetch operand
One digit time to set up the function for serial
operation
/
Sixteen digit-times to perform a simple arithmetic 
function (one Accumulator circulation)
One digit time to close down the function and advance 
the Sequence Counter.
The sequence given makes for an ’OBEY beat' of 18 digit times 
and an ’ORDER beat’ of 2 (for a core store). It would be possible 
to reduce the OBEY beat,to the bare 16 digit-times, to gain speed. 
This would add complications of sequential timing with only an 
insignificant gain in speed. •
Clock Speed
Referring once more to the original concept, the speed 
requirement is for the system to operate slowly enough to be 
easily followed, but quickly enough to impress the observer with the 
power of the technique. This is manifestly not one speed: the
requirement demands that the system operates, for the serial arith­
metic, at least, at a slow clock rate of, say, one pulse per second 
if it is to be followed step-by-step by the observer. To convince 
of the power of the technique a considerably higher ’faster than 
thought1 clock rate is called for. Considering again the terms 
of the original concept, the actual calculating speed or efficiency 
is not really important: as the pulse rate is increased, so the
switching problems are increased also and thus it is desirable that 
the fast clock rate is no faster than is required to give conviction 
Taking a ’single-word1 type of instruction, using a core-store and 
the timing schedule detailed above, a complete instruction cycle 
would require 20 digit times. At a clock rate of 1 kps, the 
complete cycle of, say, addition would take one fiftieth of a 
second.' It is considered that, even at this low clock rate, the 
computer would perform simple programs at a sufficient speed to 
impress a learner. r
In view of these considerations the clock rate requirement 
becomes bounded as follows
(a) A slow rate of arithmetic operation, at say one pulse per 
second, for demonstration
(b) A fast rate of arithmetic at a pulse rate of a few kilo 
pulses per second. This can be finalised by trial, when 
tli© login and ©ireuitf^ have been gp©eifi@d«
(c) Pulse rates for the further system organs' must be dictated
i
by the organs themselves.
System Architecture.
Form of Construction factors limiting the choice.
Once the scope of the system and basic parameters had been''
decided, it became possible to decide on the system of construction.
The following factors and limitations required consideration. .
(i) The cost of the system must be a minimum: on a realistic
basis, the cost depends not only on the material used, but 
on.the labour involved in construction and design. This 
kind of costing, in a College laboratory, is difficult since 
generally ’jobs1 are not costed on time, as they are in 
industry. For a large project, nevertheless, this factor 
must be considered. vi
I '
(ii) The device was required urgently: the first students, who
were to benefit from use of the system, were already commencing 
their final year.
(iii) The system tlCullobe assembled by students and technicians whose 
experience of complicated electronic apparatus was minimal.
(iv) The overall system would contain hundreds of interacting circuits:
it must be reliable, for faults would not only be time-consuming
( ;
time,‘but would have a bad psychological / •
effect on the users.
/
\
(v) The system must allow for continual expansion and modification,
with the minimum * down-time *•
(vi) The system ho^llbbe constructed so as to allow the maximum
student access to it: this entails its suitability for both
elementary and advanced study, and for its operation by 
several syndicates of students, simultaneously, in the early 
stages of their development» With students who are just
commencing their study of systems, the requirement is for a 
small system, on which they perform a painstaking analysis.
As the students' experience increases, they require a larger 
and more complex system, but do not need so much time in 
actual control of the,.apparatus.
The form chosen
(i) The Logic
The choice, here, lay between the assembly of logic circuits 
from basic piece-parts, resistors, transistors etc., or from ready­
made logic elements, available commercially. It was decided to use 
ready-made elements, because the work of making up logic elements is 
highly repetitive and unsuited to the abilities of college lab. staff.
In view, also, of the time factors for assembly and testing it was 
calculated that, in the long run, it would be cheaper to use commercially 
made, guaranteed elements.
In the first place, the design of a logic element, or a compatible 
series of logic elements, is a long, specialised, painstaking exercise, 
involving detailed study of tolerancing. and 'worst case' conditions.
For the system envisaged, a 'compatible series' was considered vital, 
since larger units were to be made on a piecemeal basis, and had to work 
together on completion, with,a minimum of adjustment. Only by use of 
standard 'bricks' could this.,,end be reasonably achieved.
Seining tfc© Q©§t fasteij fatte 6Ufi8ri3y# %h§ foiling
figures are illustrative:
(i) The commercial logic-element :of a type suitable for inclusion
in the system envisaged, costs in the region of £1.0.0. per
logic circuit. i !. ■ .
(ii) At prices available to the College, the piece parts to make 
a comparable element, range in cost from about 7/~> fo** a. 
Transistor-Resistor element, to about 12/-, for a Diode- 
Transistor element.
(iii) The transistor-resistor element requires particularly careful 
and painstaking design; the diode-transistor element would be 
more suitable for College production. The latter element is 
more complicated: with a cost margin of £1.0.0. less 12/-,that
is,8/-, to cover assembly and testing, it was clear that it 
would be economical to buy ready-made units.
(ii) The choice of Logic Element
Two manufactured logic element ‘families’ were suitable in view
of their availability, price and proven reliability:
. • v; i;
(a) The Mullard ’Combi-element1 series.
! . •
(b) The Elliott ’Minilog* series.
The characteristics of .the two systems can be summed up as follows:
The Mullar-d system? this family of elements is extremely 
versatile and has a good high frequency performance (lOOKc/s). The 
series contains flip-flops, diode gates, inverters, and elements suitable 
for forming core-store circuitzyy
The flip-flop circuits, of which there are several varieties, 
are. capacitor coupled, requiring ’a.c.* switching. To assemble an
efficient and reliable circuit calls for a considerable amount of 
detailed electronic calculation of loading, pulse rise and full times*
If this consideration is given, however, the final result is excellent. * 
•Logic can be operated as ML, OR and NOT, - or NMD or NOR.-' ' ' ,
The Elliott system; this family is based on Transistor-'
Resistor elements, to give, ’ exclusively, NMD/NOR logic. The range of .
elements is quite small - NAND/^OR gates, and, inverter amplifiers. The' 
units are very robust, being intended primarily for industrial control 
logic, and are suitable for use at about lOKc/s, in combination. Due to 
their T-R form, they are 1level sY/itched’ and are not critical of rise 
and fall times; they have wide tolerances on power supply voltages and 
input levels. The rules for their interconnection have been reduced to 
the simplest form of loading table, e.g. ’an element may be used to drive 
up to six logic inputs’* . *
The Elliott system was chosen for this application, because :-
(a) Speedyitself,was unimportant; it was necessary to operate at 
two widely differing speeds, and this served to dictate ’Level1 
switching/ if complications of rise-time and similar considerations 
were to be avoided.
(b) The primaiy object of the system was to illustrate and exercise 
students in automatic computation,' rather than electronics.
f: ‘ i
Use of the Minilog system permits- students to construct circuits 
with the minimum of electronic knowledge and experience. •
' . /■
The concept of ’Universal Logic Functions’, that is, the 
Sheffer or Pierce functions, is very important. Using the’ 
Minilog elements, the whole system had to be built using one* 
’universal’ element, the HAND element, which is the direct 
implementation of the ’Sheffer* function.
Although the ’Minilog' elements are somewhat cheaper, element 
for element, than the ’Combi’, it is doubtful whether a" 
significant economy could be gained by the use of either in 
preference to the other; the pure *NAND’ system calls for 
more gates or elements, than.would be necessary with a mixed 
logic' system such as ''Combi - elements'.
Mechanical considerations for the system assembly1
1. It seemed desirable^from the outset x>to construct the system on
a ’plug-in plate’ system, that is, with groups of logic elements wired 
up on self supporting flat chassis which are plugged into a rack; the 
plug and socket arrangement supports the chassis mechanically, and all 
connections to the ’plate'are through the contacts of the plug# The 
sockets, fixed in rows in the rack, provide a ’back-wiring’ field for 
interconnecting the plates.
This system has the following advantages :-
(a) It conforms to industrial practice in computer building.
(b) • It allows ’plates’ to be made up as logical entities, and
to be tested easily, remote from the main system.
(c) It allows easy access to elements when fault-finding.
(d) It permits alternative configurations to be inserted and tried 
as student exercise.
(e) It permits students to taice part in the manufacture of the 
machine:- they can be given sections to develop, build, and test,
in 6oav§ni@ast ?
(f) It permits the feasibility of developing a 'pool* of compatible 
subunits, such as counters, register stages, and the like.
(g) Only the simplest wiring technique is required to achieve a 
robust and orderly construction.
2. The design of the plug-in plates depends on :
(a) The availability of a suitable ready-made plate, or
(b) The ease of making such a plate from basic materials, or
(c) The possibility of assembling a suitable form of plate,
from ’kit’ materials in common laboratory use*
(d) . The number of logic elements desirable per plate, and
the number of outlets necessary to serve them.
(e) The mechanical strength and wear resistance of the plug
and socket part of the assembly.
(f) The desired appearance of the assembly.
Factors (a) and (b) were first examined; the ready-made computer 
plates commercially available were prohibitively expensive. Plates
! • I
could have been easily obtained at a reasonable price, based on a
specified printed circuit, but only in fairly large numbers. A 
' .  ^
convenient solution Y/as found, by resort to (a); ’Lektrokit1 paxolin,
perforated, panels are used widely in the College Labs. These have
perfgrations hase^ . on a £mrn ISgiS ffi9Ms§§ §
compatible pin configuration* The plates are readily available and
cheap.
Each paxolin panel can accommodate about four logic units, that 
is, up to eight gates or inverters, or four flipGflops. Circuit , 
configurations were carefully examined to determine the number.of outlets
which seemed best to fit in with a logic module of this size, and a 
number of possible plugs were examined for suitability* ' The plug 
requirement is, necessarily, a demanding one, from the mechanical point 
of view: in the use envisaged, in an Instructional Computer, plates
would be inserted and removed more often than in normal operational 
computer practice* It was decided, in view of this, that the printed 
circuit type of plug might not be adequately robust, whereas plugs and 
sockets built of plastic bodies with spring inserts, gold plated, had 
been tried and proved* Thus the latter were decided upon* The final 
choice was the Painton plug and, socket, with 15 contacts, and two steel 
locating pins* These have the advantage of great mechanical strength, 
and forfend any risk of insertion in any way but the correct one* 
Furthermore, without modification, they can be side mounted to the 
Lektrokit paxolin plate. A detailed.^specification of the technique 
of plate construction is included as Appendix.
3* 1 Painton 15 way sockets can be connected to a standard Lektrokit
rail, allowing 12 plates to a standard 19".rock*
It was decided that the best major group construction would be
f _
on racking, limited to 4 feet high, so that the major units could be 
assembled on table height benches, for convenience of access, and 
portability. This configuraltion allows for power supplies at the base, 
some six or seven racks of logic, and iamp displays, and appeared to be a 
desirable size for a major unit. Frame and chassis construction 
specifications, and unit numbering are detailed in Appendix •*. P^g t
IThe Arithmetic Unit
It was decided from the outset, that the principles on which 
the Arithmetic Logic would be designed, should conform as far as 
possible to the methods of 1human1 binary arithmetic. A principal 
purpose that the machine can serve is to show how abstractions, 
such as arithmetic, can be implemented by hardware; a prerequisite 
to such a demonstration is that the student fully understands the 
abstraction, otherwise this has to be learned first, before the 
methods of implementation can be meaning fully explained. A second 
general decision was that the system should, as far as possible, be 
designed and commissioned by stages, so that useful demonstrations 
and experiments could be performed on it before it was finally 
completed. Since this, in fact, facilitated the design process, 
it was a fortunate decision, in all respects.
The unit has been constructed and is a complete entity: it
may be operated as a part of the whole system, or by itself. It 
operates in serial, pure binary mode, with 16 digit precision; its
speeds of operation are 4 Kc/s or 1 pulse per second, or the ‘clock* 
can be operated, by switch, to give pulse-by-pulse operation. The
unit contains three 16 bit registers, two of which can be set 
manually to allow the input of numbers for calculations.
! ' i
The unit performs the following functions, selected, when 
working without a store, by a manually operated switch:
(i) Add to a6§uffiulat6f,
(ii) Add to cleared accumulator, i.e. 'Load*
(iii) Subtract from accumulator
(iv) Subtract from cleared accumulator, i.e. 'Negate*
(v) Shift left n places
7.
(vi) Transfer to store, i.e, to store buffer register
(vii) Collate with accumulator contents (or 'Mask')
(viii); Multiply to double length precision i.e. 32 bits.
(ix) Divide to 16 bits precision
(x) Swap (exchange contents of Test Register with C(Acc)
Cxi) Test accumulator for negative contents & jump
(xii) Test accumulator for zero contents & jump
(xiii) Read a character (into least significant digit
positions of accumulator)
(xiv) Punch or print (from least significant digit
positions of accumulator)
(xv) Unconditional Transfer of Control i.e. jump
(xvi) Stop.
The Arithmetic Unit Logic
In the following sections the logic of the Arithmetic Unit 
.is described by a text and a set of logic diagrams and waveform 
sketches.
Text Arrangement
Since the Accumulator circulation forms the nucleus of the 
Unit this is described first; the circulation timing and trigger 
circuits are then described, together with the CLOCK generator and 
'single shot* control. The operation of the unit is then described 
function by function in logical order.
Nomenc1ature
Throughout the text and diagrams the logic elements are 
described by their rack and plate positions in the unit, as 
constructed. Tor example> the element identified by B VI1 (C) is
located in Rack B, Plate VI1 while (C) locates the element within 
the Plate and on the plate wiring diagram. While this may not 
lead to the simplest identification on the Logic diagrams, it is 
of paramount importance for construction and servicing. It was 
considered that the use of a separate set of identifications to 
facilitate the logic description would be most undesirable from a 
practical point of view. Complete details of the Plate and Rack 
identification system are contained in Appendix B.
Gate inputs and signal lines are labelled with the wave forms
applied to them: in many cases these are self explanatory. A
list of waveforms and their nomenclature is given in Appendix E.
Logic Diagrame
The main. Logic diagram, covering the whole of the Arithmetic 
Logic is numbered L.l and is to be found folded into the back cover
of the thesis. In order to simplify study, various sections are
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are repeated in the set of diagram$L.2 - iS , interleaved in the 
text. L.2 is a key diagram indicating the location of the subsidiary 
sections on the main diagram.
Registers, flip-flops and similar composite units are 
indentified on the diagrams by name and Plate Number. All signal 
paths are unidirectional and are terminated by arrow-heads at 
their destinations•
For the sake of simplicity the display and setting-button 
connections,are not shown on the logic diagram, since they are 
irrelevant to the description. These connection details are 
indicated in the appropriate Appendices and Plate diagrams.
In order to reduce the need to refer to the main logic 
diagram L. 1. there is an additional, reduced scale, fold-out 
diagram following Page 4&. Due to the scale of this diagram it 
is impracticable to label the gates in the normal manner; for 
this reason they have been allotted numbers, applicable to this 
diagram, only. The numbers and gates are cross-referred on
the list attached to the diagram and, as an aid to identification, 
the location of the gates is indicated on a reference grid.
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The Arrangement of the Arithmetic Unit Logic
The Arithmetic Unit is built up of the three registers, 
enumerated below, together with an Adder Subtracter Unit, and the 
Logic necessary to control and time the exchange of data between 
them. Figure L 3, opposite, shows the general arrangement.
The three registers are as follows:
(i) The Accumulator: this is a sixteen-bit shifting 
register, capable of being right shifted, serially. Connected to it 
are a set of push buttons on the Control Panel by which information 
can be set into the register manually, and a set of display lamps 
giving visual inspection of the register contents. The last, or 
output stage of this register is permanently connected to the Adder/ 
Subtracter Unit, and normally the output of this unit is fed back
to the input of the Accummulator register, making an 'end-around* 
connection. This unit is described in more detail in the
sections immediately following.
(ii) The Store Buffer Register: this is a sixteen-bit right
shifting register, fitted with input push-buttons and visual display, 
in the same way as the Accumulator. Its function is to represent 
the Memory Store when the Unit is operated on its own, and to act as 
a buffer register between the Arithmetic Unit and Memory when a 
Store is connected. For the latter reason the register is’ wired 
also for parallel data transfer from the Store. The register is
normally connected end-around, so that data in it can be retained 
throughout an operation, when required.
(iii) Th c Te $ t R&j; h? this is a sixteen-bit, serial right- 
shifting register similar to the other two, but has no manual input 
or end-around connection. It is used primarily in Multiply.and
i
Divide functions; also its contents can be exchanged with those of 
the Accuiamulator in the •1 Swap1 function. The least significant 
digit position of this register is arranged so that it can be
attached to it for controlling additions during Multiply. At the
end of the Multiply function this register holds the least 
significant half of the full-length product.
In Division the Test Register is connected into the same
circulation as the Accummulator and an auxiliary single stage
register, to form a 33 digit circulation. At the conclusion of the 
function the Test 1-iegister holds the 'remainder* , the quotient being 
in the Accummulator.
Tull details of the operation of the Store Buffer and Test
Register are included in the following description of the Function
Logic.
The operation of double length, or full precision, multiplicati 
and of division, using only three registers-is a minimal arrangement• 
It was anticipated during the design that a.further register would 
be needed; a technique was evolved, however, so that full precision 
multiplication was achieved out of single by the addition of a very 
small amount of additional logic. For division, onl3r one extra 
register stage had to be added: by contriving a quite simple logic
circuit to complement the content of this single stage, during 
division, the novel arrangement was achieved of holding the dividend, 
partial remainders and quotient all in the same 33-bit circulation.
It is believed that these techniques are original: no reference
to either of them being used elsewhere has been found in available 
literature.
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The Accumulator Logic ,
The diagram L 4- facing this page refers:.
The Accumulator consists of a 16 Stage Shift Register, the Adder/
Subtracter Unit and a set of gates which control the flow of data, 
in it,-and between it and the rest of the Arithmetic Unit. The 
primary purpose of the Accumulator is to perform the arithmetic 
operations of addition and subtraction and the logical operations 
of shifting and collating.
The Accumulator Register is comprised of the four four-stage shift
register plates 3 v, B VI, 3 VI11 and B IX, constructional and
circuit details of which are given in Appendix D. Shift pulses to
all stages of the register are generated by the 'Shift Pulser' marked 
as 'S P', identified as B VI1.
Inputs to the register are as follows:
(i) Serial input: into the first or niost significant
stage, A.l, contained in B V, controlled by the gate 
complex D _11 (A)to(S).
(ii) Manual input: push buttons on the operating panel are
arranged to set the register stages to '1' by grounding 
one side of each flip-flop.
The register has one serial output from stage A.16 in plate 
B IX, directly connected to theinput of Adder/Subtracter Unit. All 
stages have connections to the lamp display panel for visual output.
The input 'C A 1 on gate B VI1 (B) causes all stages to be 
set to zero, i.e. 'Clear Accumulator'.
The Circulation Gates
The input to A.l the most significant digit position of the 
Accumulator is through the gate complex D IT (A) to (G). Each 
element, (B) to (G) opens the input to A.l for a function or 
group of functions.
The 1 b 1 input to the Adder/Subtracter is through the - gate 
complex B X (B) to (E) , from the least significant position, S. 16., 
of the Store Buffer Register; elements B X (C) to (E) are 
controlled by function wave forms.
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The Adder/Subtracter Unit Logic is shown in Piagram L.5^facing.I ; e
The inputs to the Adder/Subtracter Unit are’:.
(i) directly from the least significant digit position 
of the Accumulator Register, A,16; this input is 
styled 'a*
(ii) through.the gate complex B X (B), (C), (D), (E) , which 
admits data from the Store Buffer RegisterlJ this' input 
is styled *b' .
The upper logic circuit in Diagram L.5 generates the sum digit 'd1, 
which is the resultant in both addition and subtraction
d = abc +. a b c + a b c + a b c
The input styled 'c1 is the.output of the Carry Store, Which holds
the carry digit from the previous stage of*, addition. This is
generated by the logic shown in the lower diagram of L. 5; in
addition, cf the 'new' carry, is given by
c^ = a b  + b c  + c a ,
while, in subtraction _
c^ = a b + b e  c a, /
To change the circuit therefore from being an Adder, to being 
a Subtracter, all that is needed is to invert the input 'a', The 
control of this inversion is by the input marked 'Add': when this
is up the carry circuit operates in the addition mode; when down
the circuit operates for subtraction.
The Carry Store, 'C/S', is a single shift register stage, 
driven from the Accumulator Shift Pulser, and it is, thus, synchronous 
with it. As each shift is performed of 'a' (and 'b', in the Store 
Buffer Register), c^ is admitted to the Carry Store and becomes c 
for the next stage of addition or subtraction.
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CLOCK and timing control waveforms
Figure shows the arrangement of the CLOCK ascillator and
squarer circuits, together with the frequency change switching and 
the gating logic, to allow single pulse operation* The oscillator 
and squarer circuit is quite conventional; frequency changing is 
simply achieved by changing the timing capacitors of the oscillator 
circuit by means of a double-pole switch on the operating panel*
Single pulse operation
The emitter of one side of the oscillator is not connected 
to ground, as in the normal connection, but to the output of E 201 (C). 
This element is also used in an unorthodox connection: the - 10 V
supply is not connected to it directly* Thus, operating E XI1 (C) 
as a NAND element permits the' emitter of one side of the oscillator 
to be switched in or out of its operating condition*
One input of E XI1 (C) is controlled by the flip-flop 
E XI1 (D and E) * In normal operation this flip-flop holds the 
oscillator in the operating condition* In single shot operation the 
flip-flop is reset by the first clock pulse; setting the flip-flop 
by a short negative going pulse allows the oscillator to operate, 
but its first pulse once more resets the flip-flop. Thus each 
operation of the single-pulse switch allows one complete pulse to 
be emitted by the clock oscillator, of length depending on the 
setting of the frequency control switch*
I - '
Timing waveforms
, I ■
Figure L*7 shows the logic arrangement for the time-division 
of the CLOCK wave form into trains of 16 pulses, separated by gaps 
of 4 pulse-times duration. This waveform is styled 116!; when 
gated with •OBEY* waveform during the execution of functions it
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becomes *(16).1, styled 1 sixteen only* (since in single word functions 
it comes up only once).
The achievement of the time division is as follows: CLOCK
is applied to gates E VI11 (C) and (D). Gates E VI11 (E) and (F) 
are connected to form a flip-flop styled 916/4*, and, thus, only 
one gate of (C) or (D) can be open. The outputs of (C) and (D) 
are each taken to a counter, after inversion, in E V (A) and (D)•
One counter consists of four stages, giving a sixteen count, the 
other is of two stages giving a four count. Each counter in turning
over, emits a pulse to the flip-flop E VI11 (E and F), setting or 
resetting it. The groups of sixteen pulses, so generated, are
amplified in E XI (DX which has an emitter follower output. Since 
it is the trailing edges of the CLOCK pulses which trigger the 
counters, the *16/49 flip-flop changes over during the down periods 
of the CLOCK pulses. This arrangement is used to ensure that the 
first pulse of each *169 is full length, that is, not shortened by 
the operation time of the counter and flip-flop.
Trigger Pulses, Gl, G2, G4, G 3 - 4 .
The output of the two counter stages which comprise the *4* 
counter are gated together, in pairs, in elements in E V and E VI, 
together with CLOCK. This produces the trigger pulses named above.
Of these Gl and G4 only are used in the Arithmetic Unit as such, the 
other two being required during the ORDER beat to control programmed 
operation. Gl is used in all functions as the *Operation Complete* 
trigger, to close down the function. G4, immediately preceding 
(16) (that is, 9sixteen only*) is used in all functions to act as 
a starting trigger* This arrangement ©ngures that the eireulatien 
and control gates are opened and shut outside the *shifting* periods, 
and so any switching or propogation delays due to them, do not 
interfere with the shift operations. On a machine having two speeds 
of operation., this precaution is of particular importance and, /
generally, in any machine, it provides" a useful safeguard. > i
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Register Shift Pulse Generation
In the type of shift register used in the Arithmetic unit, 
each shift entails the provision of two pulses, one on the ’reset* 
line, the other on the *set* line* Both pulses are initiated 
simultaneously; the reset pulse is negative-going and of very 
short duration* The set pulse is considerably longer and positive 
going. Both these pulses are generated in the ’Shift Pulser* 
units, one of which forms an integral part of each register 
assembly* Briefly, the shifting action is achieved by first 
setting every stage to zero, and then allowing the ’set* pulse to 
set any stage which was preceded by a stage holding a ’one’, but 
not otherwise* The detailed construction and operation of the 
shift registers and pulsers is described in Appendix D.
Since the reset pulsep resets all stages of the register to 
zero, this is used also in Register clearing operations*
The logic signals ’A S P * ,  *S S P ’ and *T S P ’ initiate 
the shift pulses for the Accumulator, Store Buffer and Test Registers, 
respectively. Each causes,both the reset and set pulsers to 
operate* The ’clear* signals *C A* and *C T R*, applied to the 
Accumulator and Test Register, cause only the reset pulsers to 
operate. Thus, the reset pulsers of these two registers have an 
’0 R ’ circuit input, admitting ®A S P* or ®C A*, *T S P® or ®C T R*, 
while the set pulsers are oply operated by ®A S P* and ®T S P ’*
The generation of the logic signals ’A S  P*, *S S P*, *T S P,
is illustrated in the diagram, L* ^  , facing this page*
’A S P *  : Accumulator Shifting
The Accumulator has to be shifted during every function; 
the simplest logic configuration found for achieving this, was by
means of the six-way ®0 R® arrangement shown*
The single word length functions entail 16 shift pulses only; 
the •SHIFT* function calls for a number less than 16* •DIVIDE* 
entails 33 sets of 16 pulses, while *MULTIPLY* as implemented, calls 
for one cycle of 16 pulses, followed by an arbitrary number of 
CLOCK pulses depending on the digits in the multiplier*
*S S P* ; Store Buffer Register Shifts
This register requires 16 shift pulses for each single word 
length function except *SHIFT*, in which it is not involved at all* 
In •DIVIDE*, the S.B.R makes 33 cycles of 16 shifts; in •MULTIPLY* 
it makes one cycle of 16 shifts, and then one cycle of 16 for every 
•one* digit in the multiplier*
*T S P* :: Test Register Shifts
This register is used only in *SWAP*, *DIVIDE* and ‘MULTIPLY* 
functions* The details of these shifts are included in the 
description of the function operations which follow*
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Function Selection Logic
1 Functions may be selected either by means of the rotary switch 
on the Unit Control Panel or, in ‘Automatic* mode, by the Function 
Decode Matrix of the Control Unit. In the latter case the rotary 
switch must be set to ’AUTO*.
The logic is complicated by the fact that the output circuits 
of a Decode Matrix might be damaged if the Arithmetic Unit were 
plugged up to the Control Unit with the selector switch set other 
than to ’Auto’.
Figure L.9 , facing this page, shows the arrangement of the
manual control circuits. Each function is enabled by an *up* 
waveform from the appropriate logic element on the H.H. side of the 
diagram. Each of these elements is an inverter amplifier driven 
by another logic element having one input connected to *OBEY*, 
while the other is connected to a terminal of the upper section of 
the rotary switch. This latter point is also connected through 
a 10 kilohm resistor to a common line going to the lower wafer of 
the switch. In any switch position other than *Auto* this 
common line is connected through the switch to -10 Volts; it 
therefore tends to hold each function off. The selection of a 
function by the rotary switch ’grounds’ the selected function input, 
overriding the effect of the -10 Volts through the 10 kilohm resistor 
When OBEY comes up the selected function logic element then has both 
inputs up: the function output waveform then goes up also, enabling
the function.
When,the Unit is plugged to the Control Unit, the socket 
connection, marked ®X’ in the lower R.H. corner of the diagram, is 
.also made. This eliminates the possibility of -10 V being applied 
to the output circuits of th^ Function Decode Matrix. A 470 ohm 
resistor prevents a short circuit .'o^  the -10 Volt supply.
When the rotary switch is set to ’Auto* the function logic 
elements become directly under control of the Decode Matrix and 
•OBEY*. ■ ; *
Description of Function Logic
Add/Subtract Functions
The functions Add, Load, Subtract and Negate use the same 
circulations and timing* The four function settings are therefore 
combined to form the control waveform A/S, in C XI1 (A, B, C, D) 
end C I (B).
Add
When this function is set, it is gated with OBEY in C XI1 (D) 
(Diagram L3 Page 3 7  )* producing ADD. ADD is applied to C I (B) 
producing ®A/S®, which is applied to circulation gates D 11 (E and
A), and B X (E and D), admitting ®d' to A.l, the Accumulator most
significant stage, and the S.16 output, as ®b®, to the Adder/ 
Subtracter.
A/S and *16® are mixed in C IV (D) and applied to C ljL (A and B)
(Figure L.B Page 3S’ ), generating ®SSP® and 'ASP®, the shift pulse
signals to the shift Pulse Generators of the ACC and S B R. These
( ! '
16 shift pulses cause the contents of S B R and ACC to pass into
and through the Adder/Subtracter, where they are added together;
the resultant emerges as ®d* which is sent back into A.l, leaving
the resultant sum in the Accumulator*,
iThe Add/Subtract Flip-Flop is set to Add, whenever OBEY 
goes down, by a negative going short pulse, generated in B;X(C and B), 
which also clears the Carry Store. Thus C/S x-.O and AU.SUB u ADD
at the end of every function. 1
After the 16 shift pulses, the following gap pulse^G. 1 3 
resets OBEY. 1
■i
Subtract i
( {
This function takes place in the same way as *Add*, with one 
difference only. The Add/Subtract Flip/Flop, D V (C;D), is set
v-
to give AU*SUB = Subtract as OBEY comes up*' This is achieved 
by SUBTRACT on D V (F), causing D V (E) to emit a short negative 
going pulse to the Flip-Flop. The function is closed down in 
the same way as 'Add*, *the Add/Subtract Flip-Flop being set to 
AU.SUB s= Add as OBEY goes down.
Load
This function is identical to Add, but with the addition 
that the Accumulator Register is cleared before the function starts* 
This is done by mixing ®G* 4* and 'Load* in B IV (E) which 
generates the pulse ®C A®, in B IV (A), sent to the Acc. Shift 
Pulse Generator to set zero in all stages (and Carry Store).
Negate
This function is identical with 1Subtract® but with the
addition that the Accumulator Register is cleared before the
■ ■ >•
function starts* This is done, as in the 'Load® function, in
The Swap Function
This function exchanges the contents of the Accumulator and Test 
Register.
(a) ’Swap Switch* is set on B II (A) either from the Selector 
Switch (or Function Decode Matrix, in *Auto* operation). It is gated 
with *OBEY*, producing ’SWAP*. This is inverted by B II (B) to 
give the control wave-form, ’SWAP*.
(b) The circulation gates are controlled as follows:
(i) SWAP is set on D II (B) to open the circulation 
between T. 16 and A. 1.
(ii) ’SWAP’ and ’DIVIDE* are mixed in D XI1 (A) to produce 
’DIVIDE + SWAP* which opens the gate, D XlT (D), admitting 
the Adder/Subtracter output *d* to T, 1, via D XI1 (F)•
(c) Shift pulses are provided as follows:
(i) ’SHIFT* and ’SWAP* are mixed in D IV B, giving ’SHIFT +
SWAP’, and this is applied to C IV (C) ; *SC* is up, 
set by ’OBEY* leading edge, and thus *16* is passed 
through C IV (C) to C II (B), generating ’ASP*.
(ii) ’SWAP*, *16’ and *SC* are all on D IV (D). When ’SWAP* 
and *SC’ are up, *16* passes through to C X (A), 
generating 1 T S P f,
(d) Sixteen shift pulses are applied to Acc. and T.R., causing the /
i
required shifting : the function is closed down by the ensuing j
*G 1’, in the normal way for single word functions, in E Il‘« \
where the ’OBEY* Flip-flop is reset.
The Shift Function
•f . ... ■
This function ’left shifts’ the contents of the Accumulator.
(a) The number of shifts required is first set into the shift
counter C IX and C X ; since the register shifts only to
. , ' ./
. , ' ' . ' . I / ' . -
the right, the complement, with respect to 16, of the 
actual number of shifts required is set: this number *n*
is then the number of effective left shifts. Manual! setting 
of *n* is by switches, on the control panel, which apply 
0 V to the counter flip-flops. In automatic operation 
the counter is set by pulses from the Control Unit, in 
G 3 time•
(bX; When the Shift Function is set, ’Shift Switch* is gated
with * OBEY* in D IV (G), generating ’SHIFT*. This is mixed
with * SWAP* in D 1V'(B), generating ’SHIFT +; SWAP’ at
d TvQs), output; ,
(c) The ’OBEY* Flip-flop output is connected to C XI (G),
where the leading ,edge is differentiated and the output of 
this gate sets the *S C* Flip-flop (C XI (A) and (B)).
*S C* appears at the output of an C XI (A), which is connected 
to C IV (C). ’SHIFT + SWAP’, and *16*, are also applied to 
C 1V(C), producing up to sixteen pulses, out of C IV (C),
• which arc passed to an input to the *ASP* OR-gate, C Tt (B)', 
causing Accumulator shifts. The input pulses to the ’ASP* 
gate are also sent to C XI (F), where they are mixed with j
*M* and *S C*. jThe output of this gate is inverted by
/
C XI (E), (all other inputs to this gate b^ing 'up'),-.and the
inverted wave-form differentiated by C XI (D); this provides
\
pulses for the Shift Counter*
When {l6 -n)shift pulses have been passed, the Shift Counter 
output causes C Vlll (B); to go down: this negative going pulse is
inverted in E 111 (C) before being sent to C XI (H)» where it is 
differentiated, and resets the *S C* Flip-flop#
(d) Resetting the *S C f Flip-flop inhibits any further pulses
to 1A S P* through C IV (C), and the Accumulator ceases to shift. 
The gap pulse, *G.l®, immediately following the shift cycle, is 
permitted to pass through El (B) by *S C f, and resets ®OBEY*, to 
close down the function. '
The 1 Transfer' uuncxion
This function shifts the contents of the Accumulator into the 
Store Buffer Register, leaving the Accumulator empty*
(a) 1 Transfer Switch* is applied to E 111 (A) by the Selector
Switch, and gated with *OBEY*, to produce *TRANSFER*, Inverting 
this^in D 111 (G)^produces *TRANSFER*
(b) The Circulation Gates are controlled as follows: TRANSFER
and (M 2) are mixed in D I (H), the output of which opens D I (F)
admitting *d* to S*B„1, the S.B.R* first stage,
(c) Shift Pulses are provided as follows: ’TRANSFER* opens C IV (A)
and admits *16* to C 1_X (A) and C lh (B) to generate *S S P* and
*A S P* *
(d) In the earlier version of the design, the input gate to the
Accumulator was not closed during Transfer, ad the contents were 
recirculated, A ’Clear Accumulator* pulse, *C A*, was generated by 
*G,1* and ’TRANSFER* in B IV (A), at the end of the function. In
the final version, the Accumulator input gate does not allow re­
circulation of C(Ac c ) and the *C A* pulse is redundant,
(e) The function is clpsed down by *G, 1* as in other single
word functions.
This function shifts C(Acc) and C(SBR) through an AND-gate, digit 
by digit? the collated result recirculates into the Accumulator,
(a) * Collate Switch* is gated with *OBEY* in B LI (F)
generating *COLLATE*; this is inverted in B 11(E) to give * COLLATE*,
(b) n The Circulation Gat”es are "controlled as follows”: ’COLLATE* 
opens D LL (F) to *S,16* and *d * ; the mixed output is admitted to 
A, 1 through D ljL (A)#
(c) Shift Pulses are provided as follows: *COLLATE* opens 
«B I (D) to *16*; the output of B I (D) is passed to C 3_1 (A) 
aiid C 11^  (B), generating *S S P* and *A S P*
(d) The function is clbsed do\im by 'G, I1, as for all single 
word functions.
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The Multiply Function
This function effects the multiplication of the Accumulator contents 
by the Store Buffer contents. The resultant product appears with 
its most significant half in the Accumulator, and its least 
significant half in the Test Register.
The function is performed in two phases; in the*first,
C (Acc) is transferred to S.B.R, while C (SBR)' is transferred to 
T.R. In the second phase, the multiplication takes place.
, A
(a) Control Wave^forms. (Figure L  0,) .1 i ; ■ )
*Mult Switch* is gated with *OBEY* in C V (S), generating *MULT*;
this is inverted by C V (A) to give *M*.
A flip-flop, styled the *Mult Flip-Flop*, is reset by *OBEY- 
Spike * from C XI (G). whenever OBEY, is set, and is thus in the reset
condition for the first phaseof Multiply. Figure L% fi} page 46, shows,
the control wave forms M2, M2, (M2) and (M2).
The *Mult Flip-Flop* is set only in the second phase of
'i .1 • ■ ■
Multiply, and the waveform *M 2* is down at all other times. The
setting of the Flip-Flop is done by the differentiation of G.l
in B 111 (B), the output of which is inverted by B 111 (A). This
positive going short pulse is applied to C V (D). If *M* is up the
pulse is inverted, once more, and permitted to set *Mult Flip-Flop*;
*M 2* goes up, and *M 2* goes do!wn.
The waveform M 2 is up at all times except when^*M 2* is up;
a wave-form is needed which is up only during the first phase of 
Multiply. This is produced by gating *M 2* with *M* in C V (F), 
producing ®(M 2)1; this is inverted by C V (E) generating *(M 2)*.
M u l t i p l y  M a - Y c - f o r m s
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this circulation is opened by mixing ‘TRANSFER* and *(M 2)* in 
D I (II), giving it an up output only during Transfer or Multiply 
1st Phase* C(SBR) is admitted to the Test Register via D XI1 (F),
under control of *(M 2)* on D XI1 (E).
2nd Phase : The Store Buffer contents are used repeatedly; this
register is, therefore, made to recirculate by admitting its output, 
from S.16, to its input stage via DI (F), under control of 8DIV + M2 9 
on DI (E). This waveform is generated by D VI (B), from ‘DIVIDE* 
and *M 2** The output of S.16 is passed through DI (A) and DI (B) 
to impose a few microseconds delay: this is necessary to compensate
for delays inherent in the Accumulator circulation path.
The Store Buffer contents are added into the Accumulator 
whenever there is a 919 in T.16. This addition is permitted via 
B X (C) and B X (&)•/ 9T.169 and 9M 2* control the passage of *S.169 
to B X (D) and thence to the Adder input.
The Accumulator circulation is made by admitting 9d 9 into
A.l via D II (A) under control of D II (G). So long as 9T.16* = 1*
this path is open when 9T.169 = 0 this path closes, but a path 
is opened into the Test Register via D XI1 (F) under control of 
D XI1 (C); this path is closed unless *T.16‘ = 0 ,  that is, ‘T.16* 
is up.' This arrangement causes the last formed digit of the partial 
total in the Accumulator to be transferred to the Test Register,
while the Test Register right-shifts are taking place; this 
achieves ‘double precision* multiplication*
(c) Shift Pulses -
1st Phase : all registers require sixteen shifts; *(M 2)* admits
*16* via D VI (A) into E IV (B), where it is inverted, and then 
mixed with *DIV. pulses* in C IV (B) and finally goes to C 11^  (A),
C 11 (B) and C I (A) to generate »SSP*, *ASP* and »TSP*. At the 
end of *16*, the ensuing *G.l* changes the function to its second 
phase#
2nd Phase : In order to ’allow continuous operation during the
second’phase, the waveform *16* is not used, and all timing depends 
directly on ‘CLOCK** The waveform *M 2* is gated with *S C* and 
•CLOCK* in C 111 (B), to give *M 2 pulses*. This pulse train is 
inverted by C 111(A); and tjhen applied to C 111 (C) and C 111 (DX,
controlled by *T.16* and *fT.16*, respectively. When * T.16* is up,
C 111 (D) output is fed tOj C 1_1 (A)', generating *SSP* to circulate 
the S.B.R'. When *T.16* i,s down, i.e. *T.16* = 0, C 111 (G) output 
is fed to C I (A), generating *TSP* to shift the Test Register.
The Accumulator is required to shift in synchronism with both 
T.R and S.B.R.:; the waveform *M 2 pulses* is therefore passed 
directly to C ll(i) to give ?ASP?f continuously*
(d) Timing of Phase 11 t
Phase I goes down immediately after the G 1 following the first 
*16*; Phase IT commences with the; next CLOCK pulse, corresponding toy 
G2. If T,16 is up, the 2 pulses* waveform is gateci to SSP and
ana axsu i,u tne o jo wrcuianon uounier via jo  a  va; • xux» tuumei- 
is formed by C VI and C Vllt and is set to zero by •Initial Reset* 
when the Computer is first switched on* The outputs of the counter 
stages are taken to C- VI11 (A), so that after each fifteen pulses 
counted^this gate output goes down for one pulse time and comes up 
again at the sixteenth. !
The decode gate C \yill (A) is arranged to operate on *0000* 
and its output therefore changes as the sixteenth pulse is counted. 
This output is gated with »M*, in B IT (D) , and the output of this 
gate is differentiated by B 3A (C), giving the waveform ‘Reset T 16* 
Since the counter is operated by the negative going ‘edges* of the
pulses the count operates as each ‘CLOCK* pulse falls, i.e. in mid-
’ ‘ t i « ’ ■' -
pulse time. TTie fimtnq of is sAocort /Vt Z-./2.
‘Reset T 16* is applied to the l.s.d. position of the Test 
Register; it arrives at mid~pulse time and sets T 16 = 0. The next 
pulse therefore is gated through to TSP so that the Test Register 
shifts, placing a new digit in T 16. If the new digit is 0, the 
next pulse will also be gated through to TSP and a further shift 
will take place. If the new digit is a *1*, and if T 16 were 
directly in control of the gate C 111 (D), it would open the gate 
and permit a part of the pulse to enter SSP, causing a premature 
shift# For this reason the additional circuit called *T 16 Buffer* 
is placed in charge of the C 111tgate complex* This circuit is 
accommodated in B ill# the Flip-Flop being formed of B 111 (E) and
(F). The output of T.16 .is connected directly to the input of
/.r /&
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of (F), so that whenever T.16 = 0 ,  T.16 Buffer Flip-flop is reset 
to 0 also. When T.16 is set to 1 it has no immediate effect on the 
flip-flop, but it opens the gate B 111 C to admit the next CLOCK 
pulse, and the output of B 111 (C) goes down as the CLOCK pulse rises;;
H.. '
it rises again as the ‘CLOCK* pulse falls, and this causes the *
differentiator B 111 D to set T.16 Buffer. This eliminates the f
•hazard* of the unwanted shift. "
The multiplication process is complete when all digits of the 
Multiplier, i.e., C(TR), have been ‘tested*d. In order to close 
down the function, the Test Register shifts are counted by the Shift; 
Counter, as in the Shift function. This is accomplished by- 
admitting *TSP* to the' Shift Counter in C XI (C), under control of 
*M 2*. The output of C XI (C) is passed to the *0 R* input to the 
Counter, formed by C XI (E) , followed by the differentiator C XI (D). 
Mien the Shift Counter reaches *0000*, C VI11 (B) output is applied 
to E 111 (C), inverted and passed to C XI (H), differentiated! and 
caused to set the SC Flip-flop. *SC** is led to EL (B) where it 
permits *G.l* to pass through to reset the *OBEY Flip-Flop* in E 11 ;
Since the machine, in its final form, is designed to operate 
within the r a n g e d  , only 15 digits of the Test Register are-
tested. To turn the function off after 15 shifts, it is arranged 
that the Shift Count is set to OOftl at the start of the Multiply 
function. This is arranged by differentiating the leading edge 
of, *M® in D V (G), and sending the negative going short pulse output
The Divide Function
This function effects the division of C (Acc) by C(SBR),
5 leaving the quotient in the Acc. and a remainder in the Test Register*
Since the range of the machine i s </, the divisor must 
be greater than the dividend in order to give a quotient in the 
permitted range*
(a) 'Divide Switch' is set on D V (B) and gated with OBEY; the 
output is DIVIDE, which is then inverted by D V (A)/to give 
'DIVIDE'.
(b) Control of Circulation Gates
(i) The SBR is required to recirculate throughout the 
function: S.16 is connected to S.l via D I (A), (B) (E) and
(G). The path is held open by «DIV + M 2« on D I (E); this 
is generated by D VI (B), from DIVIDE and m ”2.
(ii) The Accumulator, Test Register and additional register 
stage, *33', are connected in one circulation; 933* is only 
used in DIVIDE, and is therefore connected to T.16, permanently*
*33® is accommodated in F ljL plate; it consists of a 
flip-flop connected so as to operate both as a shift register 
stage and a counter. The output of '33' is connected to 
A.l via, D 11 (C) and D 13L (A)« This path is opened by 
'DIVIDE® on the input to D 1_1 (C). The Acc* output 8d® 
is connected to S. 1 via D m  (D) and D XlT (F) under 
control of D XI1 (A)', which has for its inputs SWAP and 
DIVIDE, giving 'SWAP + DIVIDE® as the control waveform*
The. SBR contents are required to be passed to the Adder/ 
Subtracter: this connection is made via D X (B) and D X (D) ,
under control of *DIVIDE* and *DIV.A* on D X B* The generation 
of *DIV.A*, is described in the paragraph on function timing, which 
follows. , '
(c) Shift Pulses
*
All registers are shifted simultaneously in synchronism with 
*16*. 1 DIVIDE*, 116*, and ’SC* are inputs to E IV A generating
*DIV Pulses*; this is.mixed with *Mult 1st part pulses* on C IV (B) 
and the output of this gate goes to C I (A), C II (A) and (B), to 
generate «TSP», »SSP», »ASP».
(d) Function timing , /
The minor cycle of this function entails 32 shifts as shown
•in Figure iL*/3pp<tge. ^ 4^* each 32 shifts, the first 16 are called
*DIV A*. The SB Circulation counter counts 16 pulses:: its output
*
is taken to F U  (A) which ;is an additional counter stage. Thus
F B  (A) output changes every 16 pulses and makes a count of 32
pulses. F Tj (A), counter is set to *DIV A* by *0bey Spike* at 
the commencement of the function; after 16 pulses *Div A* goes dovm 
for'16 pulses, coming up again thereafter for the first half of each 
DIVIDE minor cycle. ‘
*DIVIDE* and *DIV,B*, are gated together in E I (C) generating
/ \ - ■  -
D1V. DIV.B, which is an input to C XI (E), the output of which goes 
to the main Shift Counter. / Tlie Counter therefore counts each time 
*DIV B* comes up. When the^counter reaches *0000*, SC goes down 
and the next G 1 closes down the function, (E TI). In order to
z>/v*. A
SC
function closes down, it is necessary for *DIV. B ,! to come up 
seventeen times. To permit this, when *DIVIDE* is set, the Flip- 
flop F I(B,C) is also set:; this prevents the counter operating until 
DIV. A comes up at the start of the second minor cycle when its output 
is differentiated in D VI (H)' and reset® F X (B, C) fi thus allowing
i
the next and all other *DIV. B* leading edges to be counted. After 
16 counted shifts SC comes up and *OBEY* is reset through E X  (B).
(e)'. Setting the Quotient
At the end of each minor cycle, the sign bit of the partial 
remainder resides in *33*. This stage, in addition to being 
connected as a Shift Register stage, is also a Counter Stage.
■.••DIV. B ’ is connected to D VI (D) where it is inverted to give 
•DIV. A v. The leading edge of D VI (D) output is differentiated 
by D VI (H) and inverted by $ VI (G)*. It becomes therefore a short 
positive pulse, which is called *Set Quotient*. This is sent to 
F TT  to the *count* input of ! 933*; this requires a negative going 
edge to cause it to count: it counts^therefore^on the trailing
edge of *Set Quotient** The * logic9 of. this activity is this: the
division process requires a * zero quotient digit to be generated if 
the partial remainder is negative, ad a *one* quotient if positive.
The sign bit is, in fact, the jinverse of this; thus, when the sign 
bit is complemented by the action of the counter, it forms the 
required quotient bit. >
(f) Setting the Adder/Subtracter |
At the commencement of the function, DIVIDE going down on the
\ '
input of D V (F) causes the Adder/Subtracter Flip-flop, D V (C) and
(D), to be set to subtract. At the end of each minor cycle, there­
after, the Flip-flop is set by the sign bit in *33*. As describedl 
in (e) above, * Set Quotient* is a positive going short pulse; this 
is passed to D VI-(E)"as an input, together with DIVIDE and *33*.
If 33 is up, i.e. C(33)= 0, D VI (E) output goes down for the 
duration of the ’Set Quotient* pulse; this is applied to D V (D) 
as ’Divide Set Subtract*, and the flip-flop is set to ’Subtract*.
The Add/Subtract flip-flop is set to ’Add* by the waveform 
used for clearing the Carry Store after operations, called ’Clear 
C/S*. This is generated in B I (C and B) from ’OBEY „ DIV.A*, 
differentiated. Thus ’Clear C/S’, is generated each time ’OBEY* 
goes down after all functions but Divide, and everytime ’DIV.A* goes 
down during ’DIVIDE® ^
’Clear Test Register’ * .
At the commencement of the function it is necessary to clear 
the Test Register to zero. This is'arranged by the same means as 
the initial setting to Subtract, described in (f) above. The output 
of D V (F) is passed to F I (B) which forms an ’OR* input to the 
Test Register Set Zero Shift Pulser D XI (E)«
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ABACUS in Use (I)
The step by step evolution of the Arithmetic Unit
The following is a description of the process of evolution 
of the Arithmetic Unit, first as a 'primitive9 design, establishing 
the principles and feasibility of the concept, and then as a final 
design prototype*
The text is meant as a teaching aid for users of the Unit*
As each element or function is introduced its requirements are 
considered, the problems of its implementation are discussed, and 
then its implementation is described*
This section is especially aimed at assisting people who may 
decide to construct this, or a similar Arithmetic Unit, from first 
principles: it provides, also, a sequence of operations for
commissioning the unit*
The sequence of the development is as follows:
(i) CLOCK and timing waveforms y
(ii) 'Single shot* control |
• (iii) Addition and Subtraction, using a circulating 
Accumulator
 ^ ..I.'-' ' ' i ' ■ ' • ’
(iv) Load and Negate 
v (v) Shifting
. (vi) Multiplication to single,precision
(vii) Collate and Swap
(viii) Final design procedure
(ix) Double Length Multiplication
(x) Division !
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The Primitive Design '
Production of Timing Waveforms
CLOCK Minilog elements can be connected in the form shown in 
Figure opposite j. (a) to operate as a low frequency oscillator; (b) 
shows an additional flip-flop connection to give a 'square-wave* 
output* Since it was not the object of this design to engage in 
•electronic* development, this circuit, recommended by the element 
manufacturers, was built and tested; it was found satisfactory, 
and therefore accepted for use* Since 'CLOCK' is apt to be 
called upon to drive numerous circuits, an emitter-follower element 
was used to provide the CLOCK output•
' 16/4 ' This waveform provides the basic Minor-eycle 
timing of the system; it was formed by connecting two groups of 
counter circuits, as shown ip Figures on, and facing P* 58*
Clock pulses are countied by the counters in turn; as each 
count reverts to zero it triggers the flip-flop, and this admits 
clock pulses to the other counter* ! The flip-flop and counter 
timing are so arranged that the flip-flop changes state while 
'CLOCK* is downs: thus the waveforms *16* and *4* consist of full
length clock pulses, delayed"only by the rise-time of the gates
(a) and (b); these delays, of the order of 2 or 3 micro-seconds 
are negligible in the context of this design*
CLOCK
Of
CLOCKCLOCK
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These pulses are derive# from waveform *4* by decoding the
counter outputs, and gating with CLOCK0 The logic elements used
for decode are standard NANB, .-capable of accepting up to © inputs;
the figure facing shows the circuit arrangement® The decoded
h 1 ■ ■ -
waveforms are gated with CLOCK, since they occupy a full pulse -
period, whereas the form of control pulse required is 9up9. only
for a half-pulse period, in conformity with ®CLOCK®«
With the waveforms developed so far, it is possible to 
arrange the provided functions with pulse trains of 16 shift-pulses, ' 
and 9Clear9 pulses in G 1 or G 4 time as-required*. , The
next provision required
i
from G- 4* through 16, to G- 1 and then to stop any further activity*
One shot operation
The requirement of this unit can be summarised s
(i) The 'G 0* switch is pressed
(ii) The next *G 4* pulse sets ‘OBEY’ beat*
(iii) OBEY admits a block of 16 pulses to the shift pulse circuits,
and a ’clear* pulse, if required, in G 4 time*
(iv) The ensuing *G 1 * resets OBEY and generates any * clear* pulses
required#
It is necessary that OBEY is not set again until the *G 0* 
switch has been released and pressed a second time* This arrangement 
can be derived by a Sequential Logic process, but it was considered too 
trivial to demand this* The arrangement was worked out by intuitive 
methods, and constructed as shown in Figure , ,
i
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the next G 4 pulse to set the 'OBEY* flip-flop* The OBEX waveform , 
opens a gate to G 1, which, when it comes up, resets the OBEY flip- 
flop* The *G 0* flip-flop is reset by OBEY; since the *G 0* 
switch output is differentiated by the resistor capacitor combination, 
the *G 0* flip-flop cannot be set again until the switch is released 
and pressed again*
a . unaj^sis or Acta and Subtract Functions
\ ' , ■ '
The process of serial addition of two binary numbers is performed 
by a human by comparing the number digits in pairs, and remembering,
i ’ .
or otherwise adducing, the digit sum, and cany digit. As each pair 
is examined, starting with the least significant digit of each of the 
numbers, the cariy digit from the previous pair addition is taken into
t :
account. For examples consider the two numbers a and b ;
. . . . + «.a  +  a f
■ ■ ....+  & 3  6/ ■
^  #-3 •+ °£a. +  ott ( Resufl'<uiF')
I CH + ...... +  C3 V* C& +  Cf Cca.rry)
Each is formed of a polynomial of powers of 2, with coefficients restricted 
to the values, 0 or 1, (= 2°)«, The powers of the polynomial are integral, 
but may be negative or positive, of any magnitude whatever: by scaling,
that is by multiplying by an integral power of 2, the absolute value can 
be adjusted to any magnitude. Although this statement is so obvious
A
as to be almost trivial, it is of particular importance in the design
i ' ’ i M1 I 1 '
of arithmetic units, since the ’natural range1 of the computer is not
a ' 1 ■ ,
necessarily defined by the register structure but it may become necessazy
to restrict, or define the 9natural,range9 when considerations of 1
number sign are introduced* The position of the binary point, is
are compared; d, is the resultant, and is entered as such. In human 
working d, is generated by memory once the process has been learnt. A 
cany digit c, may also be generated; in the human process, after some 
practice, this is temporarily stored in the memory.
The addition table, for binary addition of twp numbers is t
■ . Y - f 
sr d  Hh C ’V Y |
Since, a^ and bj are the least significant digits, there can
' r  ' ■ ' ' l!p  i ' l  : : . ' ! l
be no carry from a previous stage. j
The process, after the first stage, is : (ii) digits a ^  and
b w ) are compared and crt_ fl is taken into consideration.
The rules of this addition are an extension of the previous table.
• a
a b d c
0 0 0 0
1
'
b
'
1 0
0 1 i 0
1 !i 0 1
(iii) The process continues until all pairs of digits have been dealt 
with and all carries completed©
Subtraction is an analagous process, but a different table of 
resultants is required©
Implementation of ’Add’ and ’Subtract*
, v f
To implement the process described above, by means of logic
• n 1
elements, the following requirements must be met:
(i) The addend and augend must be held, or registered©
(ii) Addend and augend must lie presented, digit by digit, to a 
logic unit which will perform the Add or Subtract process / ■' v:j
, /  :|
: ty t  j " . w j j i w - i .•
and applied to the Add or Subtract unit input, with <X.n +  •
To perforin the process automatically, the whole activity must be
performed as a result of an initiating signal*
The most convenient method of number storage or registration for 
the purpose of this implementation is a shifting register; such a 
register can be made quite simply from the Logio Elements chosen as the 
basis of the construction of the Computer; constructional details are 
contained in Appendix ••• D........
Two registers,each of 16 stages^are required to hold the addend 
and augend to the desired precision* Since the resultant is generated, 
digit by digit, as the numbers are shifted down the register, it is
convenient, and economical, to feed the resultant into the most
significant end of the augend register as shown in Figure bsiou This 
’end-aroundV configuration is normal practice in computers; the whole 
system, comprising the adder/subtracter, carry store, augend register 
and interconnections, is referred to ad an ’Accumulator*, sinoe it holds 
the accumulated total, if repeated additions are carried out* /
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It was decided to implement the actual add and subtract logic from ;
first principles, using Combinational Logic* The complete truth 
table, defining the transfer characteristic of the Adder/Subtraoter 
is shown s
Addition Subtraction
a#l °n.i d n 1 d* °r»
0 0 0 0 o 0 0
1 0 o 1 0 1 0
0 0 0 1 1
1 1 ■ 0 n o: 1 0 hO.
0 0 1 • i o 1 • . il
1 o 1 . 0 . 1 0 0
0 .1 - l.;.'■■ 0 , 1 0 1
a 7 1 . ■ ■' 1 - 1" 0 1 1
; *
From the ’Truth Table*, algebraic expressions are extracted to give the ,
Combinational Logio functions for , in the addition and
subtraction process® k j
Addition
Subtraction
a b o + a b o + a b o + a b o.
a b o + a b o + a b o + a b o
a b o  + a b c + a b c + a b c
a b o + a b c + a b o + a b c
d is identical for-addition and subtraction; 
o can be simplified s
Addition % C 
Subtraction* G
I
These are identical except for ®av; change of a to a changes Cu from 
the addition expression to that for subtraction* This leads to easy 
implementation of a dual purpose *cair^ circuit1*
Implementation of in NANDIogio a is straightforward 8
/
T ’l o i y
single Shift Register stage, of the same type as those used in the 
Accumulator* The implementation of the carry generator circuit is 
also straightforward* Additional gating is added to change the circuit
from ’add* to Subtract* by a logical input, ’Add', or ‘Add*,*
MdL
a(s1 1 u
Shift
PoUe
Using the Add/Subtract'unit described, the Accumulator was built 
and tested* A second 16-digit register, of identical construction to 
the Accumulator register, was connected to the ®b* input* The circuit
so formed was found to add or subtract the numbers held in the two
' • ' ’ ■+ 
registers, in a satisfactory manner, when supplied with 16 shift pulses*
v
These two functions are easily achieved with the Add/Subtract 
arrangement, above; the only additional requirement is to * clear* the 
Accumulator to zero prior to the first shift pulse*
The implementation of ’Transfer*
The requirement of this function is to transfer the Accumulator 
contents into the *b* registers this register corresponds to the Store, 
and in due course becomes the parallel to series conversion buffer when 
the oore-store is attached* It is named the *Store Buffer Register* or 
*S*B*R«* At this stage of the development Transfer was implemented by
r ' ' . .
gating the Accumulator circulation into the Store Buffer Register, and
1 • - , m ■■!-!.■ •
clearing the Accumulator, after the shifting is consisted* The flow
diagram, thus far, is %
IU
A c e tlo +
c
in the Accumulator to be shifted in significance with respect 
to the arbitrary binary point, that is, with respect to all 
other numbers in the system. It is necessary that the programmer 
can ’shift* in either direction, i.e. increase or decrease the 
significance of the Accumulator content.
The circulating Accumulator, already designed, permitted 
right shifting since this is tfcie normal direction of shift for 
serial arithmetic. Since this circulation existed^any number 
of shifts in either direction could be achieved merely by right- 
shifting, since n left-shifts is equivalent to (16 - n ) right- 
shifts.
The problem remained, therefore, to provide
(i) A method of informing the unit how many shifts 
are required
(ii) A device for counting the shifts performed
(lii) A device for Stopping the shift when the required 
count is complete.
■ i ■ ,.
Figure b&loui shows the simplified arrangement implemented: a
four stage counter counts the ^shifts, which are caused by the 
shift pulsers in the same way as for arithmetic functions, and 
initiated by *GO* and ’OBEY*. (
■A?
Shift
C o u n t e r s c
f/f
/\cc Shift*
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allows (16 - n ) right-shifts to take place; on reaching the. 
count of 16 the flip-flop is turned over, thereby closing the 
gate to any further shift pulses. The function is closed down 
by the G 1 pulse immediately following * 16 *•
Nomenclature : The functions described so far were all of
duration not lohger than one word time, or more precisely, one 
cycle time; they are commenced in G4 time, shifts take place 
during the immediately ensuing 16 shift pulses, and the function 
is closed down immediately after, in G1 time. Functions of
this kind are referred to, hereafter, as 1 Single-Word Functions1. 
The subs&t of these functions: *Add® , ’Subtract'., 'Load' and
’Negate®, are referred to, furthermore, as the ®Add-Subtract 
Functions®, abbreviated to ;®A/S*«
Each Single Word Function entails the provision of 16 shift 
pulses, (or less in the case of ’Shift*); the block of 16 shift
k •« - , ' .
pulses derived from the wave-form *16®, when gated with ’OBEY* 
is called ’Sixteen Only® - and written as *(16)*« A list of
waveforms and their nomenclature and abbreviations is included 
as Appendix it * 1 '
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This function was required to be in two parts; the 
first part was for shifting the Multiplier and Multiplicand 
into their operating positions in the Test?Register and Store 
Buffer Register respectively. The second part was the actual 
multiplication process. To differentiate between the two parts 
of the operation a bistable circuit was implemented, called the 
’Mult Flip-Flop*; the two states of this flip-flop are denoted 
M l  and M 2. The shifting of the operands, in M 1 time, requires 
16 shift pulses; at the conclusion of this period, the flip-flop 
is set to M 2 to control the remainder of the operation. The 
function ’Multiply1, gated with ’Obey*, comes up in G 4 time:
M 1 is set and *16* is gated to all shift registers, and the 
circulation paths are set up and held open by M 1 . The gap 
pulse G 1 immediately subsequent to the sixteen shift pulses sets 
the ’Mult Flip-Flop’ to M 2, controlling the circulation and shift 
pulses for the multiplication.
It was considered desirable that a whole cycle time should 
not be wasted each time a zero occurred in the Multiplier. To 
improve the operation ofjthe function two main considerations had 
to be taken into account: • h
(a) The register position T 16 had to ’decide® whether to 
make an addition circulation or not, and if not, to 
cause a. single Shift of the Test Register so that the 
next least significant digit could become in control.
(b) If a circulation and aiddition was to commence as soon 
as a *1* was shifted into the position T 16, this could
1 H „
not, in general, be under control of the waveform •IB*, 
since it would be out of synchronism with it.
The operation was made to take place as follows: the
actual multiplication process is commenced with the Multiplier 
held in the third register provided, called the Test Register*
The Multiplicand is held in the Store Buffer Register; this 
register was modified to become a circulating register for 
execution of this function. The Accumulator is cleared.
The least significant digit position of the Test Register 
controls the gate leading from the Store Buffer Register output 
into theAdder and Accumulator; when l.s.d = 1, this gate is opens 
when l.s.d = 0 , the gate is shut.
On starting to multiply, if the Test Register l.s.d = 1, 
the contents of the Store Buffer Register are added into the 
Accumulator, which now holds the partial total. After sixteen 
shifts, this addition is complete; the Store Buffer Register 
has also made one complete circulation. A single shift pulse 
is now applied to the ,Test Register, shifting the second l.s.d. into 
the register l.s.d position (referred to as *T 16*). According 
to whether this digit is 1 or 0 the next addition into the -
Accumulator takes plac^e, or not. The significance of the partial 
total is adjusted, prior to this addition by applying a single 
shift pulse to the Accumulator at the same time as the Test 
Register is shifted. The repetition of this process to a total 
of 16 cycles, shifts the Accumulator and Test Register contents ,
16 places; the Test Register, contents are lost, but each digit / 
has, in turn, directed an addition or otherwise, and so the /
made 16 shifts for each addition, plus 16 single shifts, in
synchronism with the Test Register.
This primitive multiplier was set up and tested and found
to operate satisfactorily. It had the following limitations:
^ ' •
(i) The numbers were not in convenient places to start with:
the multiplicand in normal operation is found7 in the 
Accumulator, or is loaded into it. The multiplier arrives 
from store, that is, the Store Buffer Register.
(ii) The addition cycle was performed 16 tihies, irrespective
of the number of ac'tual;*lfs in the multiplier. Although
. . . ' i-
considerations of speed were considered irrelevant in a
machine for instructional purposes, such a slow method of
operation was considered an illustration of poor technique.
(iii) The magnitude of .the product was restricted to 16 bits;
two 16 bit number^ multiplied give up to 32 bits as a product. 
Thus a severe *program inhibition® was imposed, giving a 
further illustration of poor technique.
In view of the above limitations the unit was redesigned; 
the final form of the function is described in the section on 
detailed logic design*
The Collate Function
This function is sometimes referred to as ’Mask** It is 
simply the comparison of two binary numbers, digit by digit, on 
a logical AND basis* Wherever a *1’ appears in both numbers, 
a *1* is written in the resultant* In all other cases a 90 9 
is written*
The function is ’single-word* and is implemented by the 
simple circulation shown in the Figure opposite Page 72*
The Swop Function
This function is intended to provide access to the Test 
Register:: on receipt of the command, the unit is required to -
exchange, or swop, the contents of the Accumulator with those 
of the Test Register* j n
The function is implemented as a 9single-word function9 
with the circulation shown in the Figure opposite Page 72*
The Divide Function
-i ■’ ;/
This function was the most difficult to achieve and was
not implemented until all the previous functions had been
perfected* Considerable pains were taken to implement it with
the minimum of additional hardware; a ’non-restoring* technique
was used, and a minimal design was finally achieved* The
implementation of this function is ^escribed fully in the section
on Detailed Logic Design*
Read in and out, and Branch Functions were left until the 
detailed design stage.
Summary
The foregoing section describes the 'circulations* built 
and tested in the 'primitive design stage'* These were, in 
general, tested in bread-board form to prove the techniques and 
gain experience* After the conclusion of these tests, the 
detailed design was commenced, considering the unit as a whole* 
When the final design was sufficiently firm, the whole Arithmetic 
Unit was commissioned, step by step, more or less in the same 
order as the design of the primitive functions* The main frame 
of the unit was assembled, and the lamp displays built in, so 
that tjiey, and the operating switch panel could be used from the 
outset* «
The following section describes the process of detailed 
design, in which the primitive circulations and functions were 
interconnected and superimposed, and the logic, for function 
timing and selection, was improvised*
Acknowledgement should be made here to the value of the 
Logic Tutor, which was also designed in the Electrical & Control 
Engineering Department; it was invaluable for setting up bread­
board prototype circuits in the primitive d esign stages*
/
/
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The commencement of this stage of the development was 
undertaken with the knowledge that:
(i) The logic elements chosen were satisfactory
(ii) A circulating accumulator with satisfactory Addition and
Subtraction logic had been built, and operated successfully, 
at a pulse rate of about 10 kc/s
(iii) Major logic circuit designs, such as shift registers and
counters, had been proved satisfactory*
(iv) All the major functions required, with the exception of
Division, had been evolved as circulations through three 
registers and simple logic networks; each had been tried 
and worked satisfactorily, as a separate entity*
The problem remained, therefore, of combining the proved 
functions info a composite unit, as systematically and economically as 
possible, and providing the Control Logic for selecting each function 
and controlling its operation,! It was intended to improve the 
Multiplication technique at this stage and also to evolve a Division 
function*
I'
The design was approached as follows::
(i) A flow diagram was prepared (Figure facing Page 7J9) .
This was based on the three registers known to be necessary* 
All circulation paths were shown and their direction
indicated* All paths must be unidirectional*
\  ■: . ' c  •
(ii) A schedule was drawn up (Page 7^) showing the circulation
paths required for each function* To this was added a
eolunrn denoted 8Shi^t Pul§e§f, in whieh were entered the
register shifting requirements* The circulation S 16“ Tl
* '
was entered so that multiplication could be improved* The 
! 'pencil and paper' method entails multiplying a x b, where
a is the Accumulator contents and b is a number from 
store". This demands shifting the Store Buffer contents 
into the Test Register, and the Accumulator contents into 
the Store Buffer as a first step. Direct output from 
A 16 was not allowed for, since, if the input from S 16
to the Adder is closed d = A16. The output of A16, 
which is a flip-flop, gives both a and tx, which are useful 
inputs to the Adder; any gating between A 16 and the 
Adder,.therefore, would require to be duplicated. Further­
more, it is considered good technique from an instructional 
point of view to keep the Accumulator register and Adder 
unit as an integral assembly.
(iii) From examination of the diagram and schedule, above, gating
and timing schedules were evolved for each function.
(iv) The logic for controlling each function was evolved, that
is, for the production of voltages, or wave-forms, to 
operate the circulation gates and shift pulse generators
at the appropriate times.
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Circulation Schedule
Circulation paths
Function
Add
Subtract] 
Load 
Negate
Shift: 
Transfer:
Collate:
Swop:
Multiply: 
.1st Part
2nd Part
S 16 
d
Adder 
A 1
d a iuw A 1
d — S 1
S 16 — Collate Gate 
d — e*. Collate Gate 
Collate Gate — A 1
T 16 
d
d
S 16
A 1 
T 1
S 1 
T 1
S 16 Adder
S 16
Shift Pulses 
Acc. SBR
Acc.
Acc. SBR 
Acc. SBR
Acc. T.R
Acc. SBR TR
16 to Acc. SBR 
1 to Acc. TR
T 1 /•
M2
Stqy*® Buffe’S .
■pk
/)/ fitcjcumv {<x\~or At I*
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The Circulation Gates
It was apparent from inspection of the circulation
schedule that:
(i) No path was open all the time,
(ii) Each register first stage required more than one input
(iii) Only the Accumulator required shift pulses .during every 
function.
These considerations led to the decisions that:
(i) The input to each register should be an OR gate
(ii) The input to each shift pulse generator should be an OR gate
(iii) Each circulation path should be controlled by an lAND* gate. 
This is in conformity with the use of NAND logic elements, 
since the AND to OR configuration lends itself to 
simplification when implemented with NAND logic.
The Logic Diagram, facing this page, was evolved.
The Shift Register circuit shown in Appendix was
chosen since it is very economical in hard-ware. The shift 
process can be divided into two; first: all stages are set to
zero by the negative going ’A' pulse; second: stages are set to
• 1' or f0* according to the state of the coupling capacitor, and 
this process is controlled by the positive going fB' pulse.
The A and B pulse generators work independently. Manifestly 
it would be. uneconomical to supply a separate ’A1 Shift pulser 
for register clearing at other times than in shifting. For this
reason the shift pulse generators were arranged as in Figure b C-iotC>
O ’/
Shift
This permits the A pulse to be generated either by shift pulse 
signals, or separately as a register clear pulse.
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From the Circulation Schedule it was manifest that each 
register shift pulse generator has to be energised for different 
groups of functions: this led to the decision that each pulse
generator should be fed through an OR gate, and the setting up of 
each function should control the supply of shift pulses to the 
OR gates.
The network shown on Page opposite was evolved as a logical 
consequence.
The Function Switch
In the primitive stage each function was selected by a 
multiposition switch. The logical requirement is that each function 
generates an 'up' waveform, or voltage level to control shift pulses 
and circulation gates during its cycle of operation; this waveform 
must go 'down* as soon as the operation is complete.
In the case of ' Subtract1 and 'Negate' a further requirement 
is the application of a 'down' waveform to the Adder/Subtracter to 
cause it to perform the subtraction logic.
These requirements were easily achieved by the switch 
arrangement shown in Figure on Page 84, using a two pole multi 
position switch of the Yaxley type. Each position gives a voltage 
level which is gated with 'Obey* so that the waveform, is only up 
for the required duration.
The Closing Down of Functions
All functions so far considered? with the exception of 
‘Multiply1, are achieved within a single cycle timet the 
requirement for each function to generate an 'Operation Complete*
FisrtctiOf)
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signal was seen to be unnecessary, therefore, provided that 
suitable arrangements could be made to hold the Obey signal 
'up' during functions that required more than one cycle time.
The most economical technique was seen to be that of.allowing 
’Obey' to be reset after every word time, by the first gap-pulse 
G 1, and inhibiting G 1 in the exceptional cases, such as
Multipljr.
The arrangement of Figure on P$'6'Wa.S therefore implemented, 
to reset ’Obey’ on the completion of each function. The reset 
pulse, G 1, is inhibited during the operation of Multiply. The 
logical provisions, so far, allow for the operation of all the 
'single word' functions, leaving only the requirement at this 
stage of a Multiplyncontrol, and certain 'House-keeping' 
operations such as clearing registers- and the carry store at the 
appropriate times.
Register and carry store clearance were dealt with by using 
the rising or falling edges of the function control waveforms, or 
'Obey'; these occur at the suitable points in the cycle, and were 
gated through differentiating circuits where necessary, or with 
gap pulses. Details are shown in the Logic Diagram, Figure L i .
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The Multiply Function
This function is necessarily a multi-word function. The 
process of binary multiplication is exactly analagous to 'long 
multiplication' in conventional decimal arithmetic. It was 
decided to implement this function as nearly as possible in 
accordance with the human or 'pencil and paper' approach. This 
implementation entailed the following provisions:
A' register to hold the multiplier
A‘ register to hold the multiplicand
A register to hold the partial products as
they are formed
A\ means of adding the multiplicand into the 
last-formed partial total, when required by the 
presence of a '1' in the multiplier in the 
correct significance.
The pencil and paper method is usually performed commencing 
with the least significant digit of the multiplier. The accummulated 
partial total is then augmented by the multiplicand for each '1* in 
the multiplier, but left shifted into the significance of the power 
of two represented by that digit. The equivalent to this, when 
restricted to right-shifting. Is to right-^shift the partial total, 
relative to the multiplicand before addition^ this was the method 
used in implementing the Multiply Function.
The circulation diagram is shown as a simplified schematic 
in the Figure facing page 72. The diagram facing page 8$ shows 
the control logic.
(i)
(ii)
(iii)
(iv)
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The logic as shown in the diagram was therefore implemented. 
As soon as M 2 comes up, CLOCK pulses are applied to the Multiply 
Shift Gate Complex, and this is controlled by T IS, so that the 
CLOCK pulses are gated either to the Accumulator and Store Buffer 
Register, or to the Accumulator and Test Register.
Whenever T 16 = 1, it is necessary for the Store Buffer 
Register, and Accumulator to make a complete circulation, adding 
C (SBR) to C (ACC). Since ’IS' is not being used these pulses 
need to be counted, and an additional counter is provided, called 
the 'Store Buffer Circulation Counter'. . This counter sends an 
'Operation Complete' pulse to T 16 v/hen it has received 16 shift 
pulses. This pulse resets T 16 to zero; this, in turn, opens
the gates to allow the next CLOCK pulse to shift the Test Register.
The Accumulator must shift with the Test Register to kpep the 
significance correct of the partial total held in the Accumulator, 
with respect to the Multiplicand, in the S.B.R. /
if ■
The next least significant digit of the Multiplier is now in
T 16; if T 16 = 1, CLOCK is gated for 16 pulse times to perform
addition; if T 16 = 0, CLOCK is again applied to cause a single 
shift.. It is obvious that the Accumulator shifts for every 
CLOCK pulse, \\rhether with the S.B.R. or Test Register. For this 
reason, as soon as M 2 comes up, CLOCK is gated directly to the 
Accumulator shift pulser for the remaining duration of the function
Each shift pulse to the Test Register is counted by the 
Shift Function Counter. The flip-flop, associated with this, holds 
each successive G 1 inhibited until 16 Test Register shifts have 
been completed. When this has been achieved every digit of the 
Multiplier has been 'tested' and the function is complete.
It should be noted that this arrangement causes the 
following number of Accumulator shifts :
(b) 16 shifts for every ’l1 in the Multiplier
(c) 1 shift for every shift of the Test Register,
making 16
The Accumulator has thus made an integral number of 
circulations, and the final total or product is, once more, in 
the correct power significance with the Multiplicand in the 
S.B.R.
'T 16 Buffer* : this additional stage is necessary to secure
the correct timing for the switching of the Multiplier Shift 
Gate complex. Figure ,6K) P\SxO  shows a timing chart for *T 16 
Buffer'. Wien T 16 is reset after 16 S.B.R. circulation pulses, 
if it was allowed to control the Gate Complex, a residual portion 
of the CLOCK pulse would be passed through the gates causing 
premature shifting of the Test Register. The buffer arrangement 
prevents this.
Double Length Multiplication (
It is a considerable disadvantage if the product of any 
multiplication is restricted to 16 bits length; the product 
of two numbers, having n and m bits, respectively, is n. + m bits,
A good deal of thought was given to the problem of
providing a double length register to hold products, without 
complicating the machine, or elevating its cost. The following 
three points were noted:
(a) The Test Register contents are right shifted one place
for each digit ’tested1, thereby providing register 
space.
(b) . The least significant digit of the partial product,
when once formed, plays no further part in the 
calculation.
(c) The least significant digit of the partial product is
in A 16 position prior to each Test Register Shift.
From these observations a simple economical solution emerged: 
during each Test Register Shift the Accumulator recirculation gate 
is closed, and the input gate to T 1 opened. This allows the 
least significant digits of the partial total to be extracted from 
the Accumulator circulation, one by one, and stored in the vacant 
positions in the Test Register. At the conclusion of the Multiply 
function the sixteen least significant digits of the final product 
are held in the Test Register, while the Accumulator holds the 
most significant sixteen digits.
The completion of the Multiply function * including double 
precision product storage and the 'speed up1 technique described, 
concluded the first phase of the construction of the Arithmetic j
Unit. It was implemented completely, and thoroughly tested during
i ;commissioning, and after. These tests led to minor corrections,/ 
and modifications where found necessary; for instance, it was
found necessary to clear the carry store after each addition 
during multiplication, and after each A/S function was completed.
This completed design, so far, is referred to as the 
First Phase, since up to this point the Natural Range of the 
A U was not restricted by the construction. It was possible 
to operate the unit in the Integral or Fractional Mode, .
Unsigned, or Signed by the "Complement Modulo 2" technique.
The implementation of Division, in Phase 2 necessitated restriction 
of the Natural Range to / H  ^  n 1.
Phase II ,
Implementation of Division and final modifications to the 
Arithmetic Unit.
1. 1 Division : the arithmetic problem
The division function is the most difficult of the 
’simple arithmetic functions'; it involves subtraction and some 
decision making, such as is not found in the functions so far 
implemented. Consider, the binary numbers A and B, represented 
as polynomials of powers of 2
a = a A 2. ->r ......... a.o 2
b = - f   w
The resultant, “ will be of similar form. The process of
i?C
'long1 division entails subtraction first of B x 2 / from A where
x is chosen so that x = n - (m+ i). This process leaves a 
remainder, of which the highest power is less than n, and gives 
the most significant digit of the quotient. The next step is 
to choose a suitable power, x2» ^or remainder, so that the 
ensuing subtraction again gives a positive remainder, and the 
quotient is, again, unity. For every power between x^ and x^, 
a zero quotient digit is entered. The process is continued
until either the remainder =0, or becomes insignificant.
Examination- of this process reveals the principal problem, 
that of determining the powers x , x , etc., which allow
J .  M
subtractions to be made with positive remainders less than B.
Thg 1human1 mathod is to do it by inspection* or mental trial 
and error. In a mechanisation of the problem, each trial 
subtraction must actually be performed.
If it gives a positive result, with remainder B, B, B etc.,
2 4
the process continues; if not, the previous remainder has to be 
•restored1 by adding again to nullify the effect of the trial 
subtraction. Each time this occurs a zero must be generated in 
the quotient. It should be noted, too, that the quotient is 
formed most significant digit first; all other processes so far 
implemented have their resultants formed commencing with the 
least significant digit.
To illustrate the process, consider the division of 
143 by 13, that is, in binary; 10001111 «£“ 1101. In this case
a 2n = 1 x 2? n
.m
and b 2 = 1 x 2m
The index x^= n - (m + l) =  7 - (3 + l) = 3.
Call quotient digits q , q0 , q , etc., in order of formation
10001111
1101
100111
110100
1.110011
110100
100111
11010
1101
1101
0000
= M
= B x 2 * = B x 2
3
Remainder; B x 2 ;>» R ^  0 /. q^ = 1 
B x 2X* “ 1
R <  0 .V restore;
x — 1
B x 2 I
„ 0x. - 2
B x 2 1
B x 2X< “ 2 0
B x 2X *“ 3 = B 
B >  R > 0
= 0
= 1
The resultant is qt x 2' + q2 x 2 + q3 x 2 + q4 x 2'0
= i o i i2 ( = n 10 ).
From an engineering point of view the restoration step is 
undesirable; it wastes time, since it achieves nothing, and no 
quotient digit is generated during the process. A considerable 
improvement can be gained by using a non-restoring technique.
Non-restoring division
In the restoration step, in the calculation above, the 
full remainder was added back; the subtractor was then divided 
by 2 prior to the next subtraction.
Now a - b + b - b  = a - b ;
a
likewise a - b + b = a - b .
£ 2.
In the non-restoring method, if a remainder goes negative, only 
half the subtractor is restored, which achieves in one step the 
sariie result as the two steps of restoration and then subtraction. 
Consider the same division as before
Subtract
Subtract
Add
Subtract
This technique is manifestly simpler and more elegant’than the 
other, but does not depart from first principles. It was 
decided to implement division using this method.
1 0 0 0 1 1 1 1
1 1 0 1
1 0 0 1 1 1
1 1 0 1 0 0
T • 1 1 0 0 1 1
1 1 0 1 0
0 • 0 0 1 1 0 1
1 1 0 1
0 0 0 0
r ^  a
R < 0 '  
Rv O  
£
: O
%
(a) The first problem in implementation of non-restoring 
division was that of establishing an automatic sign technique, 
so that the computer can recognise negative remainders. In 
the example calculations, shown in the previous section, a 
'bar .1' is shown as the result of generating a negative remainder. 
Provided that the left hand, or most significant, digit position 
is normally left unused it can be used to indicate a sign: if
1 occurs, the number is negative; if 0, the number is positive. 
This conforms to the 'Negate' function already implemented, 
giving negative number representation by complement modulo 2 ^  . 
The Natural Range of the A U is thus restricted to - 2 *c n s - 2 
Hitherto no other restrictions have been imposed on the. Natural 
Range; for instructional purposes it is considered that this is 
desirable. However, for division, it was decided that limitation 
was inevitable if the system was to be kept simple. To conform 
with normal practice in binary sequential machines, 'negative sign 
by complement modulo 2' operation was chosen, that is, the 
Natural Range was restricted to f\ «<* , or binary
fractional operation.
This choice leads to the following simplification: all
resultants must be within range, and therefore any division must 
result in a fraction. This implies that the divisor at the 
commencement of any division must be greater than the dividend 
as a program limitation. The engineering implication of this 
is that the result of the first subtraction in any division must 
be negative, giving a s§ro first quotient digit. It is quite 
easy to arrange an automatic 'stop' if the program limitation
is not obeyed. 1 ‘ {
I
of C(SB) from C (A). If the divisor is held in S B its 
significance cannot be altered simply, since there is no 
provision for shifting C (S R) except in complete circulations. 
It was not deemed desirable to change to this arrangement; 
however, the alternative of shifting of the significance of the 
remainder relative to that of the divisor, entailed left shiftin 
that is, multiplication by 2, at each stage. The register 
arrangement is restricted to right-shifting.
(c) The process calls for the registration of Divisor (SB), 
Dividend or Remainder (Acc), and Quotient, which must therefore 
be generated in the Test Register, unless a further register is 
called for.
(d) It was considered most important that the minimum of 
additional hardware was to be used in the implementation of 
division.
Considerable thought was given to the possible ways of 
implementation of the function; the most difficult part was, 
manifestly, that of generating the quotient, since subtraction 
and shifting were already available functions.
1. 3 Implementation
Construction:
(a) An additional register stage was built and inserted in 
the circulation between T 16 and A 1 as shown in Figure on  P-P^ J 
This stage is named '33’, This provided a circulation path 
of 33 digit® longth, through Tg§t Register and Aeef thus a 
complete counted circulation of 2 x 16 shifts, out of the Acc, 
through T R, and back into the Acc. amounts to a single lef.t- 
shift of-the Acc.
ZD v.y / £> C  j r <z u  u  />r/o a j s
Q o g H  ovfr* btgjl t*
S 8 R
ACC,
Note, ’ Z i f v i d t '  t n i n o r ’ G y c  A  =• -?-5 S A i f i / -  / o o / s - & £  ; / — /& C A /Z e c l 'b /v  A *
(b) The Add/Subtract Unit was modified' to be under control of 
a Flip-Flop, called the 'A/S Flip-Flop1.
(c) An additional counter stage was built which is attached, 
during division, to the S B R circulation counter, making this 
a 32 count.
(d) The register stage, '33' was wired also as an Eccles Jordan 
counter, that is, it was connected so that a single pulse applied 
to the input, ’Form Quotient1, complements the contents of the 
stage.
Operation
The process commence^ with the divisor in S 3 R, the 
dividend in Acc; the A/S Flip-Flop is set to ’Subtract1; the 
circulation path is arranged so that the ’d’ output from the 
Add/Subtract unit is gated into T 1, while T 16 is connected
through '33' to A 1, as in Figure o.t The timing waveform, Ct
'(l6)', is applied to all three registers.
In the first 16 pulses, C( S B R ) is subtracted from 
C (A); the resultant, or remainder, ends up as C ( T R ). If 
C ( S B R) C(A) at the commencement,#the m.s.d. of the 
remainder will be 1, and it will reside in T 1. A further 16 
shift pulses transfer the remainder from T R into Acc, through 
’33’, leaving the m.s.d. that is, the sign digit of the remainder, 
in '33'; the remainder is effectively left shifted one place iii 
significance w.r.t. C(S B R). During the period of this second
16 shifts, the gate from S B R to Adder/Subtracter is closed.
S B R merely circulates once more into its original position.
As a result of the total count of 32, the additional 
counter stage on the S B R counter, goes down and produces a 
pulse which is sent to the register stage '33'. The first 
action of this pulse is to set the 'A/S flip-flop' in accordance j 
with the sign digit held in '33'; it then complements the j
contents of '33'. This is to form the quotient digit: if the /
remainder is negative, and has a '1' as a sign digit, q = o; 
but if positive, having a sign digit 'o', q = 1.
This cycle of 32 pulses, in blocks of 16, is performed 
repeatedly; at each stage, a new sign digit is formed, moved 
into ’33’, used to set the A/S Flip-Flop, and then changed to 
form the quotient digit. Thus the quotient digits are formed, 
to build up the resultant quotient, most significant digit first, 
and left to right as is required. While the remainder is in the 
Acc, the quotient is in T R and vice versa. The 'Form Quotient' 
pulses sent to '33' are also sent to the main 'Shift Counter'; 
this goes down at the end of the function in the same way as for 
'multiply'. The quotient ends up as C(A), with the remainder 
as C ( T R).
A B A C U S in usefT)
The Arithmetic Unit has now been in use, at first partly 
finished, and then in a completed state, for some three years.
It has functioned under automatic control for a year. It has 
more than justified the designers hopes for it. ■
Experience has shown that, after students have absorbed ' 
the funaamenials o f  C o v r A r i r u : v t : k o r « a X  L o g i c ,  t h e y  considerable
difficulty in gaining any kind of conviction that circuits such 
as the combinational 1 adder' can be harnessed to perform more 
difficult arithmetic. Generally, through force of habit, they 
think in terms of numbers rather than logic, binary numbers 
rather than patterns. This is one of the conceptual hurdles 
ABACUS is designed to help them to surmount. Binary
arithmetic, in itself, offers considerable difficulty to many 
students, who have been taught arithmetic by rote: the actual
process of long division, for example, is familiar to them as 
a drill r Jbut is not basically associated by them with a set of 
subtractions. Binary non-restoring division is particularly 
baffling to many.
ABACUS has been found particularly useful at two 
conceptual levels: students using it start by performing simple
arithmetic on it and checking the results. This is good practice 
for their own binary performance. They, then, pick their way 
through the more difficult functions, usually spending a 
surprisingly long time absorbing the division technique.
During the four or five hours of this experiment it is most 
notable that the students x^ork in numbers at the start, but by 
the end they are working in patterns, and are no longer
interested in the actual numerical significance of the patterns. 
This is a considerable advance in thought for a student 
learning to understand computer engineering: ABACUS does not
'do' arithmetic - it maps sets of patterns into other sets of
H
i f  ■
patterns and, in this special case, the pattern sets are 
logically connected to obey arithmetic rules.
The second conceptual advance the machine encourages is that 
of the systematizing of the processes of abstract arithmetic into 
streams of pulses, passed by scheduled routes and at scheduled 
times. From this stage onwards the student can interest himself 
intelligently in the logic, timing and hardware arrangement of 
the machine and, in fact, any & in»ilar machine. It has been found, 
generally, that students benefit very much from about six to nine 
hours on the machine, whether they be undergraduate or post 
graduate. When the machine is functioning under automatic 
control students have been found to benefit from quite large 
numbers of hours working with it; they gain from this work a 
real appreciation of the sequential activity of a programmed 
calculation, and develop a grasp of machine code programming 
and the concepts of subroutines and micro-programs.
ABACUS was built originally as a laboratory experiment: 
it has been found useful also as a demonstration and teaching 
aid. It has been used in the teaching of basic programming and, 
on a considerable number of occasions, for introductory and 
general interest lectures and demonstrations.
The success of ABACUS far exceeded the expectations of its 
designer; the design was bought by Elliott Automation and used 
to build the Educational Computer System known as the Elliott 
Minilog 'B.T* Series - the sB.Tf standing for Battersea College 
of Technology. The mechanical construction has been made more 
suitable for commercial production and college use; the logic 
is identical to the prototype.
The commercial prototype 'B T 1* was exhibited, first, at 
the I.E.A. Exhibition at Olympia, in 1964, and, shortly after, 
it was exhibited also in Moscow, where it aroused a good deal of 
interest. As a result of the interest shown by schools and
colleges, the case and operating panel v/ere redesigned and 
restyled; the machine was presented, on 14th December 1964, 
to a Press Conference at the Connaught Rooms. This conference 
was attended by some two hundred representatives of the 
Technical and Daily Press; the author was introduced and gave 
an address. The opportunity was taken to stress the role of 
the College as a p i o n e e x '  es t a b l j U b m c n t  in the development of 
Computer Engineering as an eoucaticoai- daaelpline. More than 
fifty press references and descriptions of the machine have 
since been published. The Battersea prototype has been 
visited by numerous people from Industry, Colleges and Universities. 
The most notable visitor to see it was Lord Snow, from the Ministry 
of Technology.
Some twenty-five ®B T l*s and *B T 2*s have now been sold, 
several overseas. Five complete machines have been acquired by 
the R.A.F. The original commercial prototype is now in use at 
Hull University. It is confidently expected that ,B.TI Computers, 
with the logic of ABACUS, will play a central part in Computer 
Engineering courses in many institutions. It is worthy of note, 
too, that the first commercial machine, sold to Birmingham C.A.T. 
became the subject of a Central Office of Information film, for 
presentation overseas.
C O N C L U S I O N
Conclusion
The primary object of the design and construction of the 
ABACUS system was to provide a demonstration computing unit for 
the Electrical and Control Engineering Department, as a teaching 
aid for Computer Engineering. This object has been successfully 
achieved:: the Arithmetic Unit has been used both for demonstration
and student laboratory work since Autumn 1964. Experience has 
shown it to be a most valuable teaching aid for undergraduate and 
post graduate students, and has been particularly effective in 
helping students to grasp both the basic processes of automatic 
computation and how they are implemented. The Control Unit and 
Core Store were brought into use in late 1965 and are also proving 
useful, even though not completely commissioned.
In addition to its teaching and demonstration role the 
system has provided a valuable nucleus for student projects, major 
and minor. Numerous students have constructed shift register and 
counter plates, as 'build and test* laboratory work: the student 
gains considerable confidence and encouragement from building 
units in this way, to specification, and then seeing them work as 
part of the system.
The design policy was to use robust commercial logic units 
with wide operating tolerances, and to keep the demands of the 
system well within the specified limits. This policy has been 
vindicated by results: the Arithmetic Unit, in spite of continual
use and much manhandling has developed only one fault due to 
element failure since it was first commissioned. The rest of 
the system shows similar promises though the Gore-^Store still 
requires a good deal of running in: this is common experience
with Core Stores in operational installations, also.
The grounds for undertaking the design and construction of 
a special digital computer for engineering education have been 
discussed. Although the desirability or, even, necessity of such 
a project was manifest, its initiation was an act of faith, both 
of the author and his Read of Department who had to find the 
finance for it. There are, in many institutions and laboratories, 
conglomerations of valves or transistors and wire, which were 
*starts1, but which, for one reason or another, never reached 
maturity: some never worked at all, others to so limited an
extent that their continuance was not considered worth while.
In most cases the failure of these endeavours was due to lack of 
sound engineering, rather than faults in the logical concept. 
Manufacturer®s prototypes form no exception: after a prototype
has worked sufficiently well to show the feasibility of a project, 
a great deal of painstaking and, sometimes, inspired engineering 
has to be undertaleen before an effective computer emerges.
The aspect of engineering that is stressed above is not 
adequately covered in educational establishments: it is difficult
to present in a realistic manner, and, also, it depends so much 
on individual experience that it is difficult to formulate it 
into any kind of practicable syllabus. The Engineer leaving 
College, today, goes out into a world of complex systems: it may 
well be that he has neither the opportunity, the motivation or the 
developed analytical power, to crystallise out, for himself, the 
basis of the discipline of good system engineering. It is 
contended that this design has an important' function of providing 
a simple model for system engineering study in which the student 
can follow the reasoning of every step of the development. It is
ee&tended) further) th@,d§§iga proee&uref>as laid ©ut* is ' •
basic to the design of computer and similar systems.
In the field of Computer Engineering, in particular, it 
is difficult to establish the originality of any seeming 
innovation. The genius of Babbage in the 19th Century was so 
comprehensive that it took another genius, John Van Neumann, 
more than a half century later, to make any significant 
contribution to the philosophy of the subject. Progress in 
Digital Computer Engineering has been largely confined to the 
implementation of the basic philosophy as outlined by these two 
men. Confronted with problems of system construction, a large 
number of design and development engineers have evolved original 
solutions to them; in most cases it would be difficult to assess 
the value of each actual contribution either to the sum of human 
knowledge, or even the particular field of technology. It is 
characteristic of good engineering that the final design is an 
'obvious* solution to the problem: usually what is not obvious,
is the formulation and analysis of the problem which leads to the 
obvious solution.
The Educational Computer is *original* in that it has been 
evolved from first principles; that the final design seems 
conventional is desirable in a machine that is to demonstrate 
how conventional machines work; it is also natural, since most 
conventional designs were also evolved from the same principles. 
The design is original, also, in that its design criteria were 
different from those of an operational computer, and the materials 
used in it were designed for use in control rather than computer 
systems. The design was based on low speed operation with the 
minimum dependence on fixed length delays, or a stable *clock* 
rate. Since these are not objectives of normal operational 
computer design it must be doubtful if, in this respect, there 
is in the design any useful contribution to computer technology.
Such contributions as there may be lie in the solution of the 
engineering problems of implementation of the Arithmetic#
It is contended that the design is virtually 'minimal'•
There are redundancies, as, for instance, the inclusion of both 
'Subtract* and 'Negate* in the Function Table; this was 
intentional, as, also, were .'Load' and 'Add', for educational 
reasons. There are a few others# The use of only three registers 
to perform full-length multiplication and division is, surely, 
minimal# It is contended that the technique used to achieve 
full-length multiplication is original: that is, the gating out,
from the Accumulator Circulation, the least significant digit of 
each partial total, and storing it in the space vacated by the 
Multiplier. Likewise, the method of implementation of the non­
restoring Division technique is original: in particular the method
of forming the quotient in the same circulation as the remainder 
is considered novel and highly advantageous from an economy point 
of view. It may be that these two innovations are small but 
significant contributions to the technology of computer design. 
Serial Arithmetic seems likely to be much used, in the near future, 
due to the relatively high speed of 'logic* compared with that of 
storage, and the requirements for small and economic computers.
It is hoped that these artifices may prove useful to designers 
of new machines, especially those who have used the Educational 
Computer in the course of their studies.
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A' :: Plante construction details
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C :: Display lamp system details
D : Shift Register construction and operation
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Appendix A
Refer to attached diagrams, Figures A 1 and A 2.
The basic sub-unit of the computer is the plug-in chassis or 
'plate1 as shown in the figure. The body of the plate consists of 
a Lektrokit perforated paxalin chassis plate, size 4|„. x 4". This
is perforated with 30 thou, holes on a 2 sm radix; Minilog element
contact wires are to the same radix and may be fitted easily to these
plates; the element wires are pushed through the plate and project
about forming a convenient wiring field.
The Painton 15 way plug has gold plated contacts and carries
two mild steel pins of'different diameters. These locate the plug
in the socket and prevent insertion in any but the correct way.
1The contacts, are brought out to a row of 15 pins about /8" long, 
which are also on a 2 mm radix. When the plug is offered to the 
Lektrokit plate the pins project sufficiently through the perforations 
•in the plate to provide adequate soldering points. The Painton 
plugs have 6 BA tapped holes at the ends; the Lektrokit plates are 
drilled to clearance 6 BA, indexed to these holes, and the plate is
5
secured to the plug by 6 BA / ” screws.o
Minilog elements are attached to the plates as shown in Figure 
A2 and the supply connections made with insulated or sleeved wire. 
Inter element wiring is point-to-point, using the element contact
i
wires where possible; additional wiring nodes, or component mountings 
are provided by Lektrokit taper pins inserted into the plate /
perforations. I
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Appendix 3
Each chassis frame comprises 12 Painton sockets, 2 Lektrokit 
Chassis Girders, 2 Lektrokit End-Plates and 2 Lektrokit Angle 
Brackets, put together to form a 19" rack.
Figure B 1 (a) shows the fixing of the sockets to the girders; 
the hollow screws accept the steel locating pins of the plugs, and 
are threaded on their outer surface. Nuts and washers are provided 
as parts of the socket for fixing it to the girders. The girders are
drilled with 25 evenly spaced holes; due to the overall thickness
of the completed plate each occupies the space of two. fixing holes.
The centre holes are left vacant to make for symmetry.
Figure B 1 (b) shows the arrangement of sockets along the 
girders, with the Roman numerals denoting their identification.
'The girders fix into Lektrokit End-Plates, and to these are attached 
Lektrokit Angle-Brackets. The whole assembly can then be fitted into 
a standard 19" rack. Figure B 1 (c) shows the positioning of the 
girders, end-plates, and angle ’brackets.
Figure B 2 illustrates the racking 'and shows the identification 
of racks, sockets and solder tags of the back-wiring field.
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APPENDIX C
Display Facilities
An instructional computer requires a particularly copious 
provision of display lamps. Furthermore, since it requires to 
be used for class demonstrations, the display lamps need to be 
powerful, conspicuous, and visible from a wide arc of view.
The chosen logic elements, Minolog, are designed to work with main 
supplies at -lOVolts, with bias supplies at + 10 Volts. 
Commercially available, filament-type, lamp bulbs are 6V,12V or 24 
Volt, with suitable current ratings for transistor devices.
There is a suitable Minilog element which will drive a 40mA bulb, 
but it was considered too expensive to use these elements for the 
comparatively uncritical work of lamp driving. The following 
circuit was evolved, for driving a cheap type of strip lamp, 
manufactured by Thorn Electric; the combination chosen was in 
every way suitable for the logic used and cheaper than any other 
arrangement examined. (See.
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This configuration can be modified to suit the 6Volt logic of 
the Core-Store, using either the Core Store -6V main supply, or the 
-10V supply«
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The circuits above allow the following arrangement
J
(a^ 6Volt logic, with lamps on 6Volt supply*
(b) 6Volt logic, with lamps on 10 Volt supply.
(c) lOVolt logic,.with lamps on 6Volt supply.
The hlCT 218 transistor is one of the cheapest transistors 
available on the UK market.
Lamp drives and displays were assembled on Lektrokit chassis 
materials; constructional details are shown in. .0.1'.9YfflQ£K^  -
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Two kinds of shift register sub-units are used in the 
Computer; the Accumulator and Test Register are purely serial, 
while the Store Buffer Register is Serial/Pa.rallel, that is, it 
is required to accept information in parallel form, as well as 
its normal serial shifting mode. The Control Register normally 
works only in the parallel mode, but is made in the same form as 
the Store Buffer Register, so that sub-units are inter-changeable 
between them.
Serial Shift Registers ,
Figure D 1 refers : a block of four shift register stages
is shown, corresponding to the contents of one serial register plate 
in the computer. The information input to the first stage is on 
the left of the diagram, at the terminal numbered The
equivalent last stage output is on terminal so that a continuous
register can be made by connecting terminal (ht)of one block to 
terminalvg/of the following feloek, and ®o on*
The operation of the register system is as follows; the  ^
output of each stage may be at 0 Volts (logic l) or —10 Volts (logic 
0), and this voltage, in the steady state, will be applied through 
the resistors, R, to the upper plate of the capacitors C. The 
lower plate of each capacitor is taken to the common shift line 
(terminal 7), and this is held by -the shift pulse generator output
at about -6 Volts, Each capacitor, then, 'will carry a charge due 
to some four or five volts across it; the capacitors fed from flip- 
flops in the 'logic 1* state will have their upper plate positive 
with respect to their lower, while those fed from flip-flops in the 
'logic O' state will be charged in the opposite sense.
In order to effect a shift, the 'set zero* line (terminal d »  
receives a negative going pulse of about 8.yCj-seconds duration, and 
amplitude /O  Volts. This sets all flip-flops to the 'logic O' 
condition. At the same time a positive going shift pulse is applied 
to the shift line, bringing it up to close to 0 Volts, and 
maintaining it at that level for about 80 ytd-seconds. The upper
plates of the capacitors which were originally at 'logic O' or -10 
Volts do not go sufficiently positive for the coupling diodes-to 
become forward biased; those which were originally at 'logic 1' or 
0 volts go positive of the bases of. the next sfage transistor and 
current is passed into these bases. The 'set zero' pulse sets all
the upper element transistors into the bottomed condition; the 
injected positive charge cuts off those wiiich follow flip-flops: whose 
output was originally 'logic 1'. As a result, 'logic 1' is set in 
each stage if a 'logic 1’ existed in the proceeding stage prior to 
the shift. Stages following on from flip-flops previously at zero, 
remain set to zero.
The resistor—capacitor time*constant is such that the capacitors, 
can charge fully in the. dwell time between shift pulses, but little | 
charge is lost during the S yif-seconds of the #set zero' pulse , and ^
enough remains to cut off the succeeding transistor as the positive 
shift pulse comes up.
Using the values of components showiiythis register configuration 
was found to perform perfectly at a shift pulse-rate of 10 kc/s..
Above this pulse-rate^ failures were observed, .'though some plates 
tested performed adequately up to 20 kc/s or more.
The shift pulse generator logic is shown in figure D 3. A 
IDOsitive going shift signal pulse is applied through capacitors to 
the set zero pulse generator and to the shift pulse generator. In 
each case the logic element is held with one input to -IQ Volts and 
the transistor is therefore bottomed before the arrival of the signal 
pulse. The signal pulse cuts off the transistor and holds it cut­
off until the capacitor has discharged through the element input 
resistor to the -10 Volts line. The transistor then bottoms once 
more. The time constant of the capacitor and input resistor 
combination establishes the cut-off duration of the logic element.
In the case of the 'set zero' element, the negative going output 
pulse is of about 8y£fseconds duration and is applied through the 
elements emitter-follower output stage to all the register stages.
The negative going pulse from the input element of the shift 
pulser is applied to the grounded emitter Type 5 element denoted by 
the triangle; this inverts the pulse and power amplifies it* The 
capacitor between these two stages is to give a better rise time to 
the pulser, since the Type 5 element is 'slow* by electronic standards.
The resistor chain across the pulser output is to maintain it, in 
the un-energised state at -6 Volts.
Both the shift register and pulse generator circuits were 
devised and reccoramended by the element manufacturers. Since they 
worked satisfactorily and were economical they were used., without 
modification.
Serial/Parallel Shift Registers 
Figure D 2 refers.
The principle of operation of these registers is the same as 
for the serial ones described above. In addition to the inter­
connection networks used for serial shifting, each stage is wired 
with a similar network for parallel shifting: the shifting procedure 
in this case is the inverse of that used in serial shifting in that 
all stages are first set to 1 and the 'O's are then shifted in. This 
is a convenient arrangement since it provides a fairly even loading 
on the two flip-flop bases, and conforms also to the logic require­
ment of the Mullard Core Store, to and from which parallel shifts 
are performed by these units.
Due to the limitation on contacts available in the plug, each 
Pi ate is wired to carry only two stages.
The four stages used as Function Digits in the Control Register 
use two Type 2 elements to form'the flip-flops since they are heavily 
loaded by the diode matrix.
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Appendix E
?K)MENCLATVRE OF T-7AVEFORM5
a
■ASP
A/'S
AUSI
4j-
CA
Clear c/s
CLOCK, 
Count 
CTE 
d
Div A
Riv. A 
Spike
DIV B
G 1 .
G 4 .
G 0 
M '
M 2
(m !>)
Accumulator (A.IS input to Adder/Subtracter
Accumulator Shift Pulse Signal
Addition or Subtraction Function
Add/Subtract Control F/F Output
Store Buffer Input to Adder/Subtracter
Carry Store Output to Adder/Subtracter
Carry Output of Adder Subtracter to Carry Store
Clear Accumulator Pulse
Clear Carry Store Pulse
Main Timing waveform . (see P*14)
Pulses to Shift Counter
Clear Test Register Pulse
Digit sum output of Adder/Subtracter
First half of each DIVIDE cycle
Di f ferentiated leading edge of DiV A 
Second half of each DIVIDE cycle 
Trigger pulse (see P. 14) :j
Trigger pulse (see P*14)
Output of G 0 F/F
Multiply control waveform: up throughout function 
Multiply control up during second phase of MULTIPLY 
Multiply control : up during first part of Multiply
Jii COii l* ^  G. • • •
K 2 
(M 2)
M 2 Pulses 
OBEY
OBEY P/F
Obey Spike
Reset T IS
Set Subtract 
Set
Quotient '
OO O
S S P 
T S P 
T IS
»4»
*16*
(16)
Multiply control : down during second part of Multiply
only
Multiply control : down during first part of Multiply
only
Shift pulses used in M 2 time during Multiply
Waveform controlling all functions
Waveform used to generate OBEY Spike (q.v.)
Differentiated leading edge of OBEY.
Negative going ’spike’ used to reset Test Register 
last stage in Multiply operation.
Output of Store Buffer Register
Negative going ’spike’ used to set Add/Subtract control 
F/F to ’Subtract’ at start of SUBTRACT, DIVIDE, NEGATE.
Negative going ’spike’ used to complement ’33’ in DIVIDE 
Control waveform denoting ’shift order completed’
Store Buffer Register Shift Pulse signal 
Test Register Shift Pulse signal
Test Register output
’Gap pulses’ (see P.14)
Sixteen consecutive clock pulses used in shiftin' 
(see P, Z1 'la-/
’’SIXTEEN ONLY” : a set of IS shift pulses used in
single word functions, first part of MULTIPLY, and in 
DIVIDE
33 The output of the F/F of this name, used in DIVIDE.
In general the'waveform controlling a function is labelled 
with • tlie. name of the function in block letters e.g. 'DIVIDE1.
The output of the Function Switch (or Function Decode Matrix in 
automatic operation) is labelled with the function name followed 
by /sw, e.g. 'BIVIBE/SW.
The use of a bar over a label e.g. SC or DIVIDE indicates 
the complement of the wave form, i.e. S C  is up only when S C is 
down. A number of other waveform labels are used but in most 
cases these are logical derivations from waveforms shown,•or are 
sufficiently self-explanatory not to require listing..
